Shadow profiling: Hiding instrumentation costs with parallelism

International Symposium on Code Generation and Optimization, CGO 2007

Volumn , Issue , 2007, Pages 198-208

  Moseley, Tipp ^a   Shye, Alex ^a   Reddi, Vijay Janapa ^a   Grunwald, Dirk ^a   Peri, Ramesh ^b  

^a UCB 450   (United States)

^b INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ONLINE COLLECTION; OPTIMIZATION SYSTEMS;

DATA STORAGE EQUIPMENT; FEEDBACK CONTROL; INFORMATION RETRIEVAL; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS;

COST ACCOUNTING;

EID: 34547673280     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2007.35     Document Type: Conference Paper

References (41)

1. J. M. Anderson, L. M. Bere, J. Dean, S. Ghemawat, M. R. Henzinger, S.-T. A. Leung, R. L. Sites, M. T. Vandevoorde, C. A. Waldspurger, and W E. Weihl. Continuous profiling: where have all the cycles gone? In SOSP '97: Proceedings of the sixteenth ACM symposium on Operating systems principles, pages 1-14, New York, NY, USA, 1997. ACM Press.
2. M. Arnold and B. G. Ryder. A framework for reducing the cost of instrumented code. In SIGPLAN Conference on Programming Language Design and Implementation, pages 168-179, 2001.
3. M. Arnold and P. Sweeney. Approximating the calling context tree via sampling, 2000.
4. T. Ball and J. R. Larus. Efficient path profiling. In International Symposium on Microarchitecture, pages 46-57, 1996.
5. C. Basile, Z. Kalbarczyk, and R. Iyer. Preemptive deterministic scheduling algorithm for multithreaded replicas. In In Proceedings of the International Conferenace on Dependable Systems and Networks, 2003.
6. D. Bruening, T. Garnett, and S. Amarasinghe. An infrastructure for adaptive dynamic optimization. In 1st International Symposium on Code Generation and Optimization (CGO03), March 2003., 2003.
7. B. Buck and J. K. Hollingsworth. An API for runtime code patching. The International Journal of High Performance Computing Applications, 14(4):317-329, Winter 2000.
8. M. Burke, J. Choi, S. Fink, D. Grove, M. Hind, V. Sarkar, M. Serrano, V. Sreedhar, H. Srinivasan, and J. Whaley. The jalapeno dynamic optimizing compiler for java. In Proceedings ACM 1999 Java Grande Conference, pages 129-141, San Francisco, CA, United States, June 1999. ACM.
9. B. Calder, P. Feller, and A. Eustace. Value profiling and optimization, 1999.
10. H. Chen, W.-C. Hsu, J. Lu, P-C. Yew, and D.-Y. Chen. Dynamic trace selection using performance monitoring hardware sampling. In CGO '03: Proceedings of the international symposium on Code generation and optimization, pages 79-90, Washington, DC, USA, 2003. IEEE Computer Society.
11. T. M. Chilimbi. Efficient representations and abstractions for quantifying and exploiting data reference locality. In PLDI '01: Proceedings of the ACM SIGPLAN 2001 conference on Programming language design and implementation, pages 191-202, New York, NY, USA, 2001. ACM Press.
12. T. M. Chilimbi and M. Hirzel. Dynamic hot data stream prefetching for general-purpose programs. In PLDI '02: Proceedings of the ACM SIGPLAN 2002 Conference on Programming language design and implementation, pages 199-209, New York, NY, USA, 2002. ACM Press.
13. R. S. Cohn, D. W. Goodwin, and P. G. Lowney. Optimizing alpha executables on windows nt with spike. Digital Tech. J., 9(4):3-20, 1998.
14. T. M. Conte, B. A. Patel, and J. S. Cox. Using branch handling hardware to support profile-driven optimization. In Proceedings of the 27th Annual International Symposium on Microarchitecture, pages 12-21, San Jose, CA, USA, 30 November-2 December 1994. ACM Press.
15. J. Dean, J. E. Hicks, C. A. Waldspurger, W. E. Weihl, and G. Z. Chrysos. Profileme: Hardware support for instructionlevel profiling on out-of-order processors. In International Symposium on Microarchitecture, pages 292-302, 1997.
16. E. Duesterwald and V. Bala. Software profiling for hot path prediction: Less is more. In Proceedings of the 9th International Conference on Architectural Suport for Programming Languages and Operating Systems, November 2000.
17. T. H. Heil and J. E. Smith. Relational profiling: enabling thread-level parallelism in virtual machines. In International Symposium on Microarchitecture, pages 281-290, 2000.
18. M. Hirzel and T. Chilimbi. Bursty tracing: A framework for low-overhead temporal profiling. In 4th ACM Workshop on Feedback-Directed and Dynamic Optimization (FDDO-4)., 2001.
19. G. Hunt and D. Brubacher. Detours: Binary interception of Win32 functions. In The 3rd USENIX Windows NT Symposium, 1999.
20. IBM. PowerPC 740/PowerPC 750 RISC Microprocessor User's Manual, 1999.
21. Intel Corporation. Intel Itanium 2 processor reference manual: For software development and optimization. May 2004.
22. J. R. Larus. Whole program paths. In ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 259-269, 1999.
23. J. Lu, H. Chen, P.-C. Yew, and W.-C. Hsu. Design and implementation of a lightweight dynamic optimization system. In Journal of Instruction-Level Parallelism 6(2004), pages 1-24, April 2004.
24. C.-K. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. In PLDI '05: Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, pages 190-200, New York, NY, USA, 2005. ACM Press.
25. M. C. Merten, A. R. Trick, C. N. George, J. C. Gyllenhaal, and W. W. Hwu. A hardware-driven profiling scheme for identifying program hot spots to support runtime optimization. In Proceedings of the 1999 International Symposium on Computer Architecture, May 1999.
26. N. Nethercote and J. Seward. Valgrind: A program supervision framework. Electr. Notes Theor. Comput. Sci., 89(2), 2003.
27. V. J. Reddi, D. Connors, R. Cohn, and M. D. Smith. Persistent code caching: Exploiting code reuse across executions and applications. In CGO '07: Proceedings of the International Symposium on Code Generation and Optimization, San Jose, CA, USA, 2007.
28. S. S. Sastry, R. Bodik, and J. E. Smith. Rapid profiling via stratified sampling. In Proceedings of the 28th Annual International Symposium on Computer Architecture, pages 278-289, 2001.
29. A. Shye, M. Iyer, T. Moseley, D. Hodgdon, D. Fay, V. J. Reddi, and D. A. Connors. Analyis of path profiling information generated with performance monitoring hardware. In INTERACT '05: Proceedings of the 9th Annual Workshop on Interaction between Compilers and Computer Architectures (INTERACT'05), pages 34-43, Washington, DC, USA, 2005. IEEE Computer Society.
30. A. Shye, V. J. Reddi, T. Moseley, and D. A. Connors. Transient fault tolerance via dynamic process redundancy. In Proceedings of the 2006 Workshop on Binary Instrumentation and Applications (WBIA), 2006.
31. B. Sprunt. Pentium 4 performance-monitoring features. In IEEE Micro 22(4), pages 72-82, 2002.
32. B. Sprunt. Performance monitoring hardware will always be a low priority, second class feature in processor designs until.., February 2005. In Workshop on Hardware Performance Monitors in conjuction with HPCA-11.
33. A. Srivastava and A. Eustace. Atom: a system for building customized program analysis tools. In PLDI '94: Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation, New York, NY, USA, 1994. ACM Press.
34. O. Traub, S. Schechter, and M. Smith. Ephemeral instrumentation for lightweight program profiling, 2000.
35. K. Vaswani, M. J. Thazhuthaveetil, and Y. N. Srikant. A programmable hardware path profiler. In CGO '05: Proceedings of the International Symposium on Code Generation and Optimization, pages 217-228, Washington, DC, USA, 2005. IEEE Computer Society.
36. D. W. Wall. Predicting program behavior using real or estimated profiles. In PLDI '91: Proceedings of the ACM SIGPLAN 1991 conference on Programming language design and implementation, pages 59-70, New York, NY, USA, 1991. ACM Press.
37. S. Wallace and K. Hazelwood. Superpin: Parallelizing dynamic instrumentation for real-time performance. In CGO '07: Proceedings of the International Symposium on Code Generation and Optimization, San Jose, CA, USA, 2007.
38. J. Whaley. A portable sampling-based profiler for java virtual machines. In Java Grande, pages 78-87, 2000.
39. R. Wunderlich, T. Wenisch, B. Falsafi, and J. Hoe. Smarts: Accelerating microarchitecture simulation via rigorous statistical sampling. In 30th Annual International Symposium on Computer Architecture, June 2003., 2003.
40. W. Zhao, L. Moser, and P. Melliar-Smith. Deterministic scheduling for multithreaded replicas. In In Proceedings of the IEEE Workshop on Real-Time Object-Oriented Dependable Systems, Sedona, AZ, February 2005. 35, 2005.
41. C. B. Zilles and G. S. Sohi. A programmable co-processor for profiling. In Proceedings of the International Symposium on High-Performance Computer Architecure, 2001.