Feedback-directed memory disambiguation through store distance analysis

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2006, Pages 278-287

  Fang, Changpeng ^a   Carr, Steve ^b   Nder, Soner ^b   Wang, Zhenlin ^b  

^a PRI Automation   (United States)

^b Michigan Technological University   (United States)

Author keywords

Memory disambiguation; Store distance

Indexed keywords

COMPUTER RESOURCE MANAGEMENT; FEEDBACK; INTEGER PROGRAMMING; OPTIMIZATION; PROGRAM COMPILERS;

MEMORY DISAMBIGUATION; MICRO-ARCHITECTURES; STORE DISTANCE; STORE DISTANCE ANNOTATION;

STORAGE ALLOCATION (COMPUTER);

EID: 34547472599     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1183401.1183440     Document Type: Conference Paper

References (29)

1. G. Almasi, C. Cascaval, and D. Padua. Calculating stack distance efficiently. In Proceedings of the first ACM Workshop on Memory System Performance, Berlin, Germany, 2002.
2. K. Beyls and E. D'Hollander. Reuse distance as a metric for cache behavior. In Proceedings of the IASTED Conference on Parallel and Distributed Computing and Systems, 2001.
3. K. Beyls and E. D'Hollander. Reuse distance-based cache hint selection. In Proceedings of the 8th International Euro-Par Conference, August 2002.
4. C. Cascaval and D. Padua. Estimating cache misses and locality using stack distance. In Proceedings of the 17th International Conference on Supercomputing, pages 150-159, San Francisco, CA, June 2003.
5. G. Z. Chrysos and J. S. Emer. Memory dependence prediction using store sets. In Proceedings of the 25th International Conference on Computer Architecture, pages 142-153, June 1998.
6. C. Ding. Improving effective bandwidth through compiler enhancement of global and dynamic reuse. PhD thesis, Rice University, 2000.
7. C. Ding and Y. Zhong. Predicting whole-program locality through reuse distance analysis. In Proceedings of the 2003 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 245-257, San Diego, California, June 2003.
8. C. Fang, S. Carr, S. Onder, and Z. Wang. Reuse-distance-based miss-rate prediction on a per instruction basis. In Proceedings of the Second ACM Workshop on Memory System Performance, pages 60-68, Washington, D.C., June 2004.
9. C. Fang, S. Carr, S. Önder, and Z. Wang. Instruction based memory distance analysis and its application to optimization. In Proceedings of the 14 International Conference on Parallel Architectures and Compilation Techniques, St. Louis, MO, September 2005.
10. G. Goff, K. Kennedy, and C.-W. Tseng. Practical dependence testing. In Proceedings of the ACM SIGPLAN '91 Conference on Programming Language Design and Implementation, pages 15-29, Toronto, Ontario, June 1991.
11. J. Hesson, J. LeBlanc, and S. Ciavaglia. Apparatus to dynamically control the Out-Of-Order execution of Load-Store instructions. US. Patent 5,615,350, Filed Dec. 1995, Issued Mar. 1997.
12. C. Luk, R. Cohn, R. Muth, H. Paul, A. Klauser, G. Lowney, S. Wallace, V. J. Reddi, and K. Hazelwood. Pin: building customized program analysis tools with dynamic instrumentation. In Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation, pages 190-200, Chicago, IL, June 2005.
13. G. Marin and J. Mellor-Crummey. Cross architecture performance predictions for scientific applications using parameterized models. In Proceedings of the Joint International Conference on Measurement and Modeling of Computer Systems, New York, NY, June 2004.
14. R. L. Mattson, J. Gecsei, D. Slutz, and I. L. Traiger. Evaluation techniques for storage hierarchies. IBM Systems Journal, 9(2):78-117, 1970.
15. A. I. Moshovos. Memory Dependence Prediction. PhD thesis, University of Wisconsin - Madison, 1998.
16. A. I. Moshovos, S. E. Breach, T. N. Vijaykumar, and G. S. Sohi. Dynamic speculation and synchronization of data dependences. In Proceedings of the 24th International Conference on Computer Architecture, pages 181-193, June 1997.
17. S. Önder. Cost effective memory dependence prediction using speculation levels and color sets. In International Conference on Parallel Architectures and Compilation Techniques, pages 232-241, Charlottesville, Virginia, September 2002.
18. S. Önder and R. Gupta. Automatic generation of microarchitecture simulators. In IEEE International Conference on Computer Languages, pages 80-89, Chicago, IL, May 1998.
19. S. Önder and R. Gupta. Dynamic memory disambiguation in the presence of out-of-order store issuing. Journal of Instruction Level Parallelism, Volume 4, June 2002. (www.microarch.org/vol4).
20. G. Reinman, B. Calder, D. Tullsen, G. Tyson, and T. Austin. Classifying load and store instructions for memory renaming. In Proceedings of the 13th Annual ACM International Conference on Supercomputing, pages 399-407, Rhodes, Greece, June 1999.
21. X. Shen, Y. Zhong, and C. Ding. Locality phase prediction. In Proceedings of the Eleventh International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-XI), Boston, MA, Oct. 2004.
22. A. Srivastava and E. A. Eustace. Atom: A system for building customized program analysis tools. In Proceeding of ACM SIGPLAN Conference on Programming Language Design and Inplementation, June 1994.
23. S. Steely, D. Sager, and D. Fite. Memory reference tagging. US. Patent 5,619,662, Filed Aug. 1994, Issued Apr. 1997.
24. R. A. Sugumar and S. G. Abraham. Efficient simulation of caches under optimal replacement with applications to miss characterization. In Proceedings of the ACM SIGMETRICS Conference on Measurement & Modeling Computer Systems, pages 24-35, Santa Clara, CA, May 1993.
25. Z. Wang. Cooperative hardware/software caching for next-generation memory systems. PhD thesis, University of Massachusetts, Amherst, 2004.
26. A. Yoaz, M. Erez, R. Ronen, and S. Jourdan. Speculation techniques for improving load related instruction scheduling. In Proceedings of the 26th Annual International Symposium on Computer Architecture, pages 42-53, Atlanta, GA, May 1999.
27. Y. Zhong, C Ding, and K. Kennedy. Reuse distance analysis for scientific programs. In Proceedings of Workshop on Language, Compilers, and Runtime Systems for Scalable Compilers, Washington, DC, 2002.
28. th International Conference on Parallel Architectures and Compilation Techniques, pages 91-101, New Orleans, LA, September 2003.
29. Y Zhong, M. Orlovich, X. Shen, and C. Ding. Array regrouping and structure splitting using whole-program reference affinity. In Proceedings of the 2004 ACM SIGPLAN Conference on Programming Language Design and Implementation, Washington, D.C., June 2004.