Vector lane threading

Proceedings of the International Conference on Parallel Processing

Volumn , Issue , 2006, Pages 55-62

  Rivoire, Suzanne ^a   Schultz, Rebecca ^a   Okuda, Tomofumi ^a,b,c   Kozyrakis, Christos ^a  

^a Stanford University   (United States)

^b SONY CORPORATION   (Japan)

^c STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL THROUGHPUT; DATA-LEVEL PARALLELISM (DLP); DATAPATHS; SCALAR THREADS;

COMPUTER HARDWARE; COMPUTER RESOURCE MANAGEMENT; PROGRAM PROCESSORS; RESPONSE TIME (COMPUTER SYSTEMS); THROUGHPUT;

PARALLEL PROCESSING SYSTEMS;

EID: 34547456450     PISSN: 01903918     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICPP.2006.74     Document Type: Conference Paper

References (32)

1. B. An et al. Implementation of MPEG-4 on Philips Co-Vector Processor. In 14th Workshop on Circuits, Systems and Signal Processing, Nov. 2003.
2. K. Asanović. Vector Microprocessors. PhD thesis, University of California at Berkeley, 1998.
3. D. Bailey et al. NAS Parallel Benchmark Results. Technical report. NASA Ames Research Center, 1993.
4. M. Baron. Intrinsity Arrays 2GHz. Adaptive Matrix. Microprocessor Report, May 2002.
5. M. Baron. Sandbridge Blasts Off at MPF. Microprocessor Report, Nov. 2002.
6. M. Berry et al. The PERFECT Club Benchmarks: Effective Performance Evaluation of Supercomputers. Intl. Journal on Supercomputing Applications, 1989.
7. T. Chiueh. Multi-Threaded Vectorination. In Proceedings of the 18th Intl. Symp. on Computer Architecture, May 1991.
8. Cray Inc., Seattle, WA. Cray Assembly Language (CAL) for Cray X1TM Systems Reference Manual. 2003.
9. T. Dunigan et al. Early Evaluation of the Cray XI. In Proceedings of the Intl. Conf. on Supercomputing, Nov. 2003.
10. S. Eggers et al. Simultaneous Multithreading: A Platform for Next-Generation Processors. IEEE Micro, 17(5):12-19, Sept. 1997.
11. R. Espasa et al. Multithreaded Vector Architectures. In Proceedings of the 2nd Intl. Symp. on High-Performance Computer Architecture, Feb. 1996.
12. R. Espasa et al. Out-of-order Vector Architectures. In Proceedings of the 30th Intl. Symp. on Micro architecture, Dec. 1997.
13. R. Espasa et al. Tarantula: A Vector Extension to the Alpha Architecture. In Proceedings of the 29th Intl. Symp. on Computer Architecture. May 2002.
14. R. Espasa and M. Valero. Decoupled Vector Architecture. In Proceedings of the 2nd Intl. Symp. on High-Performance Computer Architecture, Feb. 1996.
15. T. Halfhill. Floating Point Buoys Clearspeed. Microprocessor Report, Nov. 2003.
16. Japan's Ministry of Science and Technology. GS40 - Earth Simulator Vector Supercomputer. http://www.es.jamstec.go.jp/esc/eng/.
17. B. Khailany et al. Imagine: Media Processing with Streams. IEEE Micro, 21(2):35-46, March 2001.
18. P. Kongetira. A 32-way Multithreaded SPARC Processor. In Conf. Record of Hot Chips 16, Aug. 2004.
19. C. Kozyrakis et al. Vector vs. Superscalar and VLIW Architectures for Embedded Multimedia Benchmarks. In Proceedings of the 35th Intl. Symp. on Microarchitecture, Nov. 2002.
20. R. Krashinsky et al. The Vector-Thread Architecture. In Proceedings of the 31st Intl. Symp. on Computer Architecture, June 2004]
21. R. Kumar et al. Single-ISA Heterogeneous Multi-Core Architectures. In Proceedings of the 36th Intl. Conf. on Microarchitecture. Dec. 2003.
22. M. Levy. Making the Chip Right for Imaging. Microprocessor Report. June 2002.
23. B. Nayfeh et al. The Case for a Single-Chip Multiprocessor. In Proceedings of the 7th Intl. Symp. on Architectural Support for Programming languages and Operating Systems, Oct. 1996.
24. J. Nickolls et al. Broadcom Calisto: A Multi-Channel Multi-Service Communication Platform. In Conf. Record of Hot Chips XIV. Aug. 2002.
25. L. Oliker et al. Scientific Computations on Modern Parallel Vector Systems. In Proceedings of the Intl. Conf. on Supercomputing, Nov. 2004.
26. P. Peston et al. Design of an 8-wide Superscalar RISC Microprocessor with Simultaneous Multithreading. In Proceedings of the Intl. Solid-State Circuits Conf, Feb. 2002.
27. D. Pham et al. The Design and Implementation of a First-Generation Cell Processor. In Digest of Technical Papers of the Intl. Solid-State Circuits Conf. Feb. 2006.
28. F. Quintana et al. Adding a Vector Unit to a Superscalar Processor. In Proceedings of the Intl. Conf. on Supercomputing, June 1999.
29. S. Shungu et al. A 26.58 TFLOPS Global Atmospheric Simulation with the Spectral Transform. Method on the Earth Simulator. In Proceedings of the Intl. Conf. on Supercomputing, Nov. 2002.
30. H. Takahara et al. NHC SX Series and Its Applications to Weather and Climate Modeling. In Proceedings of the 4th Intl. Workshop on Next Generation Climate Models, Mar. 2002.
31. E. Tsui et al. A New Distributed DSP Architecture Based on the Intel IXS. In Conf. Record of Hot Chips XIV. Aug. 2002.
32. S. Woo et al. The SPLASH2 Programs: Characterization and Methodological Considerations. In Proceedings of the 22nd Intl. Symp. on Computer Architecture, June 1995.