Hardware-focused performance comparison for the standard block ciphers AES, Camellia, and triple-DES

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2851, Issue , 2003, Pages 252-266

  Satoh, Akashi ^a   Morioka, Sumio ^a  

^a IBM RESEARCH   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HARDWARE; LYAPUNOV METHODS; RECONFIGURABLE HARDWARE; SECURITY OF DATA; STANDARDS; THROUGHPUT;

BLOCK CIPHERS; COMPOSITE FIELDS; GATE COUNT; HARDWARE ARCHITECTURE; HIGH SPEED; PERFORMANCE COMPARISON; TRIPLE DES; TRUTH TABLES;

CRYPTOGRAPHY;

EID: 34547454323     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/10958513_20     Document Type: Review

References (22)

1. NIST, "Advanced Encryption Standard (AES)", FIPS PUB 97, Nov. 2001. http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf.
2. K. Aoki, et. al, "Specification of Camellia - a 128-bit Block Cipher Version 2.0," Sep. 2001. http://info.isl.ntt.co.jp/camellia/CRYPTREC/2001/0lespec.pdf.
3. NIST, "Data Encryption Standard (DES)," FIPS Publication 46-3, Oct. 1999. http://csrc.nist.gov/publications/fips/fips46-3/fips46-3.pdf.
4. NIST, "Triple Data Encryption Algorithm Modes of Operation," ANSI X9.52, 1998.
5. J. Daemen, et. al, "AES Proposal: Rijndael". http://csrc.nist.gov/encryption/aes/rijndael/Rijndael.pdf.
6. ISO/IEC JTC 1/SC27, "Information technology - Security techniques". http://www.din.dc/ni/sc27.
7. S. Moriai, "Proposal of addition of new cipher suites to TLS to support Camellia, EPOC, and PSEC," Proceedings of the Forty-Eighth Internet Engineering Task Force, Aug. 2000. http://www.ietf.org/proceedings/00jul/SLIDES/tls-cep/index.html.
8. TV-Anytime Forum, "WG Rights Managements and Protection (RMP)". http://www.tv-anytime.org.
9. IPA, "CRYPTREC Report (Provisional Translation)," 2001. http://www.ipa.go.jp/security/english/cryptrec/cryptrec_report_2000_e.pdf.
10. NESSIE, "NESSIE Project announces Selection of Crypto Algorithms," Sep. 2001. http://wvw.cosic.esat.kuleuven.ac.be/nessie/deliverables/press_release.pdf.
11. A. Satoh, et. al, "A Compact Rijndael Hardware Architecture with S-box Optimization," Advances in Cryptology - ASIACRYPT 2007, LNCS 2248, pp. 239-254, Dec. 2001.
12. A. Rudra, et. al, "Efficient Rijndael encryption implementation with composite field arithmetic," Proc.CHES200), pp.175-188, May 2001.
13. J. Guajardo, et. al, "Efficient Algorithms for Elliptic Curve Cryptosystems," Proc. CRYPTO'97, LNCS1294, pp. 342-356, 1997.
14. J.L. Fan, et. al, "On Efficient Inversion in Tower Fields of Characteristic Two," IEEE Intl. Symp. on Information Theory 1997, pp. 20, 1997.
15. M. Bean, et. al, "Hardware Performance Simulation of Round 2 Advanced Encryption Standard Algorithm". http://csrc.nist.gov/encryption/aes/round2/NSA-AESfinalreport.pdf.
16. T. Ichikawa, et. al, "On Hardware Implementation of 128-bit Block Ciphers (III)," (Japanese), Proc. SCIS 2001, pp. 669-674, Jan. 2001.
17. "Scalable AES HW-Module," Institute for Applied Information Processing and Communications, Graz University of Technology, July 2001. http://www.iaik.tu-graz.ac.at/research/vlsi%20design/aes%20for%20smartcards/aes- brochure/IAIK_AES_Module.pdf.
18. "Overview Datasheet - High Performance AES (Rijndael) cores for ASIC," Helion Technology, 2002. http://www.heliontech.com/downloads/aes_asic_helioncore.pdf.
19. "OL_AES - AES Core family Rev 1.4," Ocean Logic Pty Ltd. http://www.ocean-logic.com/pub/OL_AES.pdf.
20. "CS5265/75 - AES Simplex Encryption/Decryption Cores," Amphion Semiconductor Ltd., Feb. 2001. http://www.amphion.com/acrobat/DS5265_75.pdf.
21. K. Aoki, et. al, "Camellia: A 128-Bit Block Cipher Suitable for Multiple Platforms Ver. 2.1," Feb. 2002. http://info.isl.ntt.co.jp/camellia/Publications/camellia.pdf.
22. IPA, "CRYPTREC Report 2001, Feb. 2002. http://www.ipa.go.jp/security/enc/CRYPTREC/fy14/doc/c0le.pdf.