Automatic sliding window operation optimization for FPGA-based computing boards

Proceedings - 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2006

Volumn , Issue , 2006, Pages 76-85

  Haiqian, Yu ^a   Leeser, Miriam ^a  

^a Northeastern University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER ARCHITECTURE; DATA STORAGE EQUIPMENT; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; SLIDING MODE CONTROL;

AUTOMATIC SLIDING WINDOW OPERATION; HARDWARE ACCELERATORS; MEMORY BANDWIDTH;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 34547435903     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2006.29     Document Type: Conference Paper

References (14)

1. J. A. Kahle, M. N. Day, et al., "Introduction to the Cell multiprocessor," IBM Journal of Research and Development, vol. 49, no. 4/5, 2005.
2. "Handel-C, Software-Compiled System Design." http://www.celoxica.com/products/c_to_fpga.asp, Last accessed Jan 12, 2006.
3. P. Banerjee, N. Shenoy, A. N. Choudhary, S. Hauck, C. Bachmann, M. Haldar, P. G. Joisha, A. Jones, A. Kanhere, A. Nayak, S. Periyacheri, M. Walkden, and D. Zaretsky, "A matlab compiler for distributed, heterogeneous, reconfigurable computing systems.," in FCCM [14], pp. 39-48.
4. B. A. Draper, J. R. Beveridge, A. P. W. Bohm, C. Ross, and M. Chawathe, "Accelerated Image Processing On FPGAs," IEEE Transactions on Image Processing, vol. 12, pp. 1543-1551, December 2003.
5. M. Gokhale, J. M. Stone, J. Arnold, and M. Kalinowski, "Stream-oriented fpga computing in the streams-c high level language.," in FCCM [14], pp. 49-58.
6. P. C. Diniz and J. Park, "Data search and reorganization using fpgas: Application to spatial pointer-based data structures.," in FCCM, pp. 207-217, IEEE Computer Society, 2003.
7. M. Weinhardt and W. Luk, "Memory Access Optimization for Reconfigurable Systems," IEE Proceedings Computers and Digital Techniques, vol. 148, pp. 105-112, May 2001.
8. Z. Guo, B. Buyukkurt, and W. A. Najjar, "Input data reuse in compiling window operations onto reconfigurable hardware.," in LCTES, pp. 249-256, ACM, 2004.
9. X. Liang, J. Jean, and karen Tomko, "Data Buffering and Allocation in Mapping Generalized Template Matching on Reconfigurable Systems," The Journal of Supercomputing, Special Issue on Engineering of Reconfigurable Hardware/Software Objects, pp. 77-91, 2001.
10. X. Liang and J. S.-N. Jean, "Mapping of Generalized Template Matching onto Reconfigurable Computers," IEEE Transactions on VLSI Systems, vol. 11, no. 3, pp. 485-498, 2003.
11. M. Kim, I. Hwang, and S. Chae, "A Fast VLSI Architecture for Full-Search Variable Block Size Motion Estimation in MPEG-4 AVC/H.264," in Asia and South Pacific Design Automation Conference, pp. 631-634, Jan 2005.
12. Y.-H. Yeh and C.-Y. Kee, "Cost-Effective VLSI Architectures and Buffer Size Optimization for Full-Search Block Matching Algorithms," IEEE Transactions on Very Large Scale Integration Systems, vol. 7, pp. 345-358, September 1999.
13. X. Liang and J. Jean, "Memory Access Scheduling and Loop Pipelining," IEEE Transactions on Very Large Scale Integration Systems, vol. 11, pp. 485-498, June 2003.
14. 8th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2000), 17-19 April 2000, Napa Valley, CA, Proceedings, IEEE Computer Society, 2000.