Enabling a uniform programming model across the software/hardware boundary

Proceedings - 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2006

Volumn , Issue , 2006, Pages 89-98

  Anderson, Erik ^a   Agron, Jason ^a   Peck, Wesley ^a   Stevens, Jim ^a   Baijot, Fabrice ^a   Komp, Ed ^a   Sass, Ron ^a   Andrews, David ^a  

^a UNIVERSITY OF KANSAS   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPONENT BOUNDARY; HARDWARE THREAD INTERFACE (HWTI); HARDWARE/SOFTWARE INTERACTIONS;

COMPUTER HARDWARE; DATA STRUCTURES; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); PROGRAM COMPILERS; SOFTWARE ENGINEERING; USER INTERFACES;

COMPUTER PROGRAMMING LANGUAGES;

EID: 34547400144     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2006.40     Document Type: Conference Paper

References (29)

1. J. Agron, D. Andrews, M. Finley, E. Komp, and W. Peck. FPGA Implementation of a Priority Scheduler Module. In Proceedings of the 25th IEEE International Real-Time Systems Symposium, Works in Progress Session (RTSS WIP) 2004, 2004.
2. D. Andrews, D. Niehaus, and P. J. Ashenden. Programming Models for Hybrid CPU/FPGA Chips. IEEE Computer, 37(1):118-120, 2004.
3. D. Andrews, D. Niehaus, R. Jidin, M. Finley, W. Peck, M. Frisbee, J. Ortiz, E. Komp, and P. Ashenden. Programming Models for Hybrid FPGA-CPU Computatoinal Components: A Missing Link. IEEE Micro, 24(4):42-53, 2004.
4. D. Andrews, W. Peck, J. Agron, K. Preston, E. Komp, M. Finley, and R. Sass. hthreads: A Hardware/Software Co-Designed Multithreaded RTOS Kernel. In Proceedings of the 10th IEEE International Conference on Emerging Technologies and Factory Automation, September 19-22, 2005.
5. P. Athanas and H. Silverman. Processor Reconfiguration Through Instruction-set Metamorphosis. In IEEE Computer, volume 26, pages 11-18, 1993.
6. T. Callahan. Automatic Compilation of C for Hybrid Reconfigurable Architectures. Ph.D. Dissertation at the University of California Berkeley.
7. T. Callahan, J. R. Hauser, and J. Wawrzynek. The GARP Architecture and C Compiler. IEEE Computer, 33(4):62-69, 2000.
8. K. Compton and W. Fu. An Execution Environment for Reconfigurable Computing. In IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM) 2005., 2005.
9. M. Gokhale and R. Minnich. FPGA Computing in a Data Parallel C. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, pages 94-101, 1994.
10. S. Gupta, N. Dutt, R. Gupta, and A. Nicolau. SPARK: A High-Level Synthesis Framework For Applying Parallelizing Compiler Transformations. In International Conference on VLSI Design, January 2003.
11. J. Hauser and J. Wawrzynek. GARP: A MIPS Processor with a Reconfigurable Coprocessor. In Proceedings of the IEEE Workshop on FPGAs for Custom Computing Machines, 1997.
12. http://wiki.ittc.ku.edu/hybridthread/HybridThreads.Compiler. C2VHDL Compiler Documentation.
13. http://wiki.ittc.ku.edu/hybridthread/Main_Page. KU Hybrid Threads Project.
14. S. P. Jones, N. Ramsey, and F. Reig. C-: A Portable Assembly Language that Supports Garbage Collection. In Proceedings of the International Conference on Principles and Practice of Declarative Programming (PPDP), October 1999.
15. J. Merrill. GENERIC and GIMPLE: A New Tree Representation for Entire Functions. In GCC Developers Summit, pages 171-180, 2003.
16. W. A. Najjar, W. Bohm, B. A. Draper, J. Kammes, R. Rinker, J. R. Beveridge, M. Chawathe, and C. Ross. High-Level Language Abstraction for Reconfigurable Computing. In IEEE Computer, pages 63-69, August 2003.
17. J. Park, P. C. Diniz, and K. S. Shayee. Performance and Area Modeling of Complete FPGA Designs in the Presence of Loop Transformations. IEEE Transactions on Computers, 53(11): 1420 thru 1435, November 2004.
18. W. Peck, J. Agron, D. Andrews, M. Finley, and E. Komp. Hardware/Software Co-Design of Operating Systems for Thread Management and Scheduling. In Proceedings of the 25th IEEE International Real-Time Systems Symposium, Works in Progress Session (RTSS WIP) 2004, 2004.
19. R. Sharp and A. Mycroft. The FLaSH Compiler: Efficient Circuits from Functional Specifications. June 2003.
20. B. So, M. Hall, and P.Diniz. A Compiler Approach to Design Space Exploration in FPGA-Based Sysems. In Proceedings of the ACM Conference on Programming Language Design and Implementation, June 2002.
21. suif.stanford.edu/suif/NCI/suif.html. Stanford University Intermediate Form.
22. M. Vuletic, L. Possi, and P. lenne. Virtual Memory Window for Application-Specifc Reconfigurable Coprocessors. In Proceeding of the 41st Annual Conference on Design Automation, ACM Press, pages 948-953, 2004.
23. M. Vuletic, L. Pozzi, and P. lenne. Seamless Hardware Software Integration in Reconfigurable Computing Systems. IEEE Design and Test of Computers, pages 102-113, 2005.
24. M. Wazlowski, L. Agarwal, T. Lee, A. Smith, E. Lam, P. Athanas, H. Silverman, and S. Ghosh. PRISM-II Compiler and Architecture. In Proceedings of the IEEE Workshop on FPGAsfor Custom Computing Machines, pages 9-16, 1993.
25. M. J. Wirthlin and B. L. Hutchings. DISC: The Dynamic Instruction Set Computer. In Field Programmable Gate Arrays (FPGAs) for Fast Board Development and Reconfigurable Computing, volume SPIE 2607, pages 92-103, 1995.
26. www.celoxica.com. Celoxica.
27. www.impulsec.com. ImpulseC.
28. www.intel.com/technology/hyperthread. Intel Hyper-Threading Technology.
29. www.systemc.org. SystemC.