Scientific applications vs. SPEC-FP: A comparison of program behavior

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2006, Pages 66-74

  Rupnow, Kyle ^b,c   Rodrigues, Arun ^a   Underwood, Keith ^c   Compton, Katherine ^a  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

^b UNIVERSITY OF NOTRE DAME   (United States)

^c SANDIA NATIONAL LABORATORIES   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CRAY XT3 (RED STORM); DATAFLOW; FLOATING-POINT (FP) INSTRUCTIONS; INTEGER INSTRUCTIONS;

GRAPH THEORY; INTEGER PROGRAMMING; INTERFACES (COMPUTER); MICROPROCESSOR CHIPS; SUPERCOMPUTERS;

PARALLEL PROCESSING SYSTEMS;

EID: 34547398524     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1183401.1183413     Document Type: Conference Paper

References (31)

1. Apple Architecture Performance Groups, Computer Hardware Understanding Development Tools 2.0 Reference Guide for MacOS X, Apple Computer Inc, 2002.
2. K. Atasu, L. Pozzi and P. lenne, "Automatic applicationspecific instruction-set extensions under microarchitectural constraints," Design. Automation Conference, Proceedings 2003, pp. 256-261.
3. D. Boggs, A. Baktha, J. Hawkins, D.T. Marr, J.A. Miller, P. Roussel, R. Singhal, B. Toll, and K.S. Venkatraman, "The Microarchitecture of the Intel Pentium 4 Processor on. 90nm Technology," Intel Technology Journal, vol. 8, pp. 1-20, February 2004.
4. A. Bracy, P. Prahlad and A. Roth, "Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth," in MICRO 37: Proceedings of the 37th annual International Symposium on Microarchitecture, 2004, pp. 18-29.
5. D.C. Burger and T.M. Austin, "The Simplescalar tool set, version 2.0," University of Wisconsin, Madison., Madison, Wl, Tech. Rep. CS-TR-97-1342, 1997.
6. B. Calder, D. Grunwald and J. Emer, "Predictive sequential associative cache," Proceedings of the Second International Symposium on High-Performance Computer Architecture, 1996, pp. 244-253.
7. R. Canal and A. González, "A low-complexity issue logic," in ICS '00: Proceedings of the 14th international conference on Supercomputing, 2000, pp. 327-335.
8. N. Clark, J. Blome, M. Chu, S. Mahlke, S. Biles and K. Flautner, "An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors," ISCA, vol. 1, pp. 0-12, ISCA 2005.
9. A. Gara, "Blue Gene/L Architecture," Supercomputer Best Practices Symposium, vol. 2005, pp. 1-2, May 11-12, 2005.
10. D. Goodwin and D. Petkov, "Automatic generation of application specific processors," in CASES '03: Proceedings of the 2003 international conference on Compilers, Architecture and Synthesis for Embedded Systems, 2003, pp. 137-147.
11. M.R. Guthaus, J.S. Ringenberg, D. Ernst, T.M. Austin, T. Mudge and R.B. Brown, "MiBench: A free, commercially representative embedded benchmark suite," IEEE Inernational Workshop on Workload Characterization 2001, pp. 3-14.
12. J.L. Henning, "SPEC CPU2000: Measuring CPU Performance in the New Millennium," Computer, vol. 33, pp. 28-35, 2000.
13. th annual International Symposium on Computer Architecture 2002, pp. 71-81.
14. M. Huang, J. Renau, S. Yoo and J. Torrellas, "L1 data cache decomposition for energy efficiency," in ISLPED 0l: Proceedings of the 2001 international symposium on Low power electronics and design, 2001, pp. 10-15.
15. S. Iacobovici, L. Spracklen, S. Kadambi, Y. Chou and S.G. Abraham, "Effective stream-based and execution-based data prefetching," in. ICS '04: Proceedings of the 18th annual international conference on Supercomputing, 2004, pp. 1-11.
16. K. lnoue, T. Ishihara and K. Murakami, "Way-predicting setassociative cache for high performance and low energy consumption," Proceedings of the International. Symposium, on Low Power Electronics and Design 1999, pp. 273-275.
17. K. Keeton, R. Clapp and A. Nanda, "Evaluating servers with commercial workloads," Computer, vol. 36, pp. 29-32, 2003.
18. I. Kim and M.H. Lipasti, "Macro-op Scheduling: Relaxing Scheduling Loop Constraints," in MICRO 36: Proceedings of the 36th annual. IEEE/ACM. International Symposium, on Microarchitecture, 2003, pp. 277.
19. C. Lee, M. Potkonjak and W.H. Mangione-Smith, "MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems," in MICRO 30: Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, 1997, pp. 330-335.
20. N. Malik, R.J. Eickemeyer and S. Vassiliadis, "Interlock collapsing ALU for increased instruction-level parallelism," in MICRO 25: Proceedings of the 25th annual, international symposium, on Microarchitecture, 1992, pp. 149-157.
21. P. Michaud and A. Seznec, "Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors," in Proceedings of the Seventh International Symposium on High-Performance Computer Architecture (HPCA'01), 2001, pp. 27.
22. th annual International Symposium on Computer Architecture, 1997, pp. 206-218.
23. S.E. Raasch, N.L. Binkert and S.K. Reinhardt, "A scalable instruction queue design using dependence chains," in Proceedings of the 29th annual international symposium, on. Computer architecture, 2002, pp. 318-329.
24. SPEC, "SPECJBB2000," vol. 2005, pp. 1, 2005.
25. SPEC, "SpecJVM'98 Benchmarks," vol. 2005, pp. 1, 2001.
26. rd annual IEEE/ACM International Symposium on Microarchitecture, 2000, pp. 57-66.
27. D. Talla and L.K. John, "Cost-effective hardware acceleration of multimedia applications," ICCD 2001, Proceedings of the International Conference on Computer Design, 2001, pp. 415-424.
28. Top500.org, "Top 500 Supercomputer Sites," vol. 2005, pp. 1, June, 2005.
29. P. Trancoso, "What to adapt in a high-performance microprocessor," in DSD 2004, Proceedigns of the Euromicro Symposium on Digital System Design, 2004, pp. 556-563.
30. Transaction. Processing Council, "Transaction Processing Council (Benchmark Standard Specification)," vol. 2005, pp. 1, 2005.
31. L. Wills, T. Taha, L. Baumstark Jr and S. Wills, "Estimating potential parallelism for platform retargeting," in Reverse Engineering, 2002.Proceedings.Ninth Working Conference on, 2002, pp. 55-64.