Power-aware resource allocation with fair QoS guarantee

Proceedings - 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2006

Volumn , Issue , 2006, Pages 287-293

  Harada, Fumiko ^a   Ushio, Toshimitsu ^a   Nakamoto, Yukikazu ^b  

^a OSAKA UNIVERSITY   (Japan)

^b UNIVERSITY OF HYOGO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ENERGY EFFICIENCY; MULTIOBJECTIVE OPTIMIZATION; POWER CONTROL; PROGRAM PROCESSORS; QUALITY OF SERVICE;

POWER-AWARE RESOURCE ALLOCATION; WEIGHTED-SUM METHOD;

RESOURCE ALLOCATION;

EID: 34547360726     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTCSA.2006.50     Document Type: Conference Paper

References (16)

1. http://ushiolab.sys.es.osaka-u.ac.jp/harada/rtcsa2006.pdf.
2. H. Aydin, R. Melhem, D. Mossé, and P. Mejía-Alvarez. Dynamic and aggressive scheduling techniques for poweraware real-time systems. In Proc. IEEE. Real-Time Systems Symposium, pages 95-105, Dec. 2001.
3. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen. Low power CMOS digital design. IEEE J. of Solid-State Circuits, 27(4):473-484, 1992.
4. M. Fleischmann. Longrun power management - dynamic power management for crusoe processors. Technical report, Transmeta Corporation, 2001.
5. F. Harada, T. Ushio, and Y. Nakamoto. Adaptive resource allocation control with on-line search for fair QoS level. In Proc. IEEE Real-Time and Embedded Technology and Applications Symposium, pages 352-359, May 2004.
6. I. Hong, G. Qu, M. Potkonajak, and M. B. Srivastava. Synthesis techniques for low-power hard real-time systems on variable voltage processors. In Proc. IEEE Real-time Systems Symposium, pages 178-187, Dec. 1998.
7. N. J. Jayaprakash Pisharath and A. Choudhary. Evaluation of application-aware heterogeneous embedded systems for performance and energy consumption. In Proc. IEEE Real-Time and Embedded Technology and Applications Symposium, pages 124-132, May 2003.
8. E. L. Lawler and C. U. Martel. Scheduling periodically occuring tasks on multiple processors. Inf. Process. Lett., 12(1):9-12, 1981.
9. J. Liu. Real-Time Systems. Prentice Hall, 2000.
10. L. Niu and G. Quan. A hybrid static/dynamic dvs scheduling for real-time systems with (m, k)-guarantee. In Proc. IEEE Real-Time Systems Symposium, pages 356-365, Dec. 2005.
11. C. Poellabauer, L. Singleton, and K. Schwan. Feedback-based dynamic voltage and frequency scaling for memory-bound real-time applications. In Proc. IEEE Real-Time and Embedded Technology and Applications Symposium, pages 234-243, Mar. 2005.
12. S. Saewong and R. Rajkumar. Practical voltage-scaling for fixed-priority RT-systems. In Proc. IEEE Real-Time and Embedded Technology and Applications Symposium, pages 106-114, May 2003.
13. C. Shih, P. Ganti, and L. Sha. Schedulability and fairness for computation tasks in surveillance radar systems. In Proc. Real-Time and Embedded Computing Systems and Applications, Aug. 2004.
14. L. Thiele, S. Chakraborty, M. Gries, and S. Künzli. A framework for evaluating design tradeoffs in packet processing architectures. In Proc. Design Automation Conference, pages 880-885, June 2002.
15. T. E. Truman, T. Pering, R. Doering, and R. W. Brodersen. The InfoPad multimedia terminal.: A portable device for wireless information access. IEEE Trans. Computers, 47(10): 1073-1087, 1998.
16. M. Weiser, B. Welch, A. J. Demers, and S. Shenker. Scheduling for reduced CPU energy. In Proc. Symposium on Operating Systems Design and Implementation, pages 13-23, Nov. 1994.