Implementation of mixed precision in solving systems of linear equations on the Cell processor

Concurrency and Computation: Practice and Experience

Volumn 19, Issue 10, 2007, Pages 1371-1385

  Kurzak, Jakub ^a   Dongarra, Jack ^a,b  

^a University of Tennessee Knoxville   (United States)

^b OAK RIDGE NATIONAL LABORATORY   (United States)

Author keywords

Cell broadband engine; HPL; Iterative refinement; LINPACK; Mixed precision algorithms

Indexed keywords

ALGORITHMS; GAUSSIAN DISTRIBUTION; ITERATIVE METHODS; LINEAR ALGEBRA; PROGRAM PROCESSORS;

CELL BROADBAND ENGINES; HPL; ITERATIVE REFINEMENT; LINPACK; MIXED PRECISION ALGORITHMS;

LINEAR EQUATIONS;

EID: 34547360464     PISSN: 15320626     EISSN: 15320634     Source Type: Journal    
DOI: 10.1002/cpe.1164     Document Type: Article

References (26)

1. Pham D et al. The design and implementation of a first-generation CELL processor. Proceedings of the 2005 IEEE International Solid-State Circuits Conference. IEEE Computer Society Press: Los Alamitos, CA, 2005; 184-185.
2. Hofstee HP. Power efficient processor architecture and the Cell processor. Proceedings of the 11th International Symposium on High-Performance Computer Architecture, 2005. IEEE Computer Society Press: Los Alamitos, CA, 2005.
3. Kahle JA, Day MN, Hofstee HP, Johns CR, Maeurer TR, Shippy D. Introduction to the Cell multiprocessor. IBM Journal of Research and Development 2005; 49(4/5):589-604.
4. IBM. Cell Broadband Engine Architecture, Version 1.0, August 2005.
5. Oh H et al. A fully-pipelined single-precision floating point unit in the synergistic processor element of a CELL processor. Proceedings of the 2005 IEEE Symposium on VLSI Circuits, 2005. IEEE Computer Society Press: Los Alamitos, CA, 2005; 24-27.
6. Kuang JB, Buchholtz TC, Dance SM, Warnock JD, Storino SN, Wendel D, Bradley DH. A double-precision multiplier with fine-grained clock-gating support for a first-generation CELL processor. Proceedings of the 2005 IEEE International Solid-State Circuits Conference. IEEE Computer Society Press: Los Alamitos, CA, 2005; 378-379.
7. Flachs B et al. A streaming processing unit for a CELL processor. Proceedings of the 2005 IEEE International Solid-State Circuits Conference. IEEE Computer Society Press: Los Alamitos, CA, 2005; 134-135.
8. Takahashi O et al. The circuits and physical design of the synergistic processor element of a CELL processor. Proceedings of the 2005 IEEE Symposium on VLSI Circuits, 2005. IEEE Computer Society Press: Los Alamitos, CA, 2005; 20-23.
9. Stewart GW. Introduction to Matrix Computations. Academic Press: New York, 1973.
10. Langou J, Langou J, Luszczek P, Kurzak J, Buttari A, Dongarraa JJ. Exploiting the performance of 32 bit floating point arithmetic in obtaining 64 bit accuracy. Proceedings of the 2006 ACM/IEEE Conference on Supercomputing (SC '06). IEEE Computer Society Press: Los Alamitos, CA, 2006.
11. Dongarra JJ, Luszczek P, Petitet A. The LINPACK benchmark: Past, present and future. Concurrency and Computation: Practice and Experience 2003; 15(9):803-820.
12. Dhong SH, Takahashi O, White M, Asano T, Nakazato T, Silberman J, Kawasumi A, Yoshihara H. A 4.8 GHz fully pipelined embedded SRAM in the streaming processor of a CELL processor. Proceedings of the IEEE International Solid-State Circuits Conference. IEEE Computer Society Press: Los Alamitos, CA, 2005; 486-487.
13. Anderson E et al. LAPACK Users' Guide. SIAM: Philadelphia, PA, 1992.
14. Basic Linear Algebra Technical Forum. Basic Linear Algebra Technical Forum Standard, August 2001.
15. Feldman SI, Gay DM, Maimone MW, Schryerr NL. A Fortran-to-C converter. Computing Science Technical Report 149, AT&T Bell Laboratories, 1990.
16. Whaley RC, Petitet A, Dongarra JJ. Automated empirical optimizations of software and the ATLAS project. Parallel Computing 2001; 27(1-2):3-35.
17. Goto K, van de Geijn R. On reducing TLB misses in matrix multiplication. Technical Report TR-02-55, Department of Computer Sciences, University of Texas at Austin, 2002.
18. IBM. Engineering and Scientific Subroutine Library for Linux on POWER, Version 4, Release 2.2, November 2005.
19. IBM. PowerPC Microprocessor Family: Vector/SlMD Multimedia Extension Technology Programming Environments Manual, Version 2.06, August 2005.
20. Park N, Hong B, Prasanna VK. Tiling, block data layout, and memory hierarchy performance. IEEE Transactions on Parallel and Distributed Systems 2003; 14(7):640-654.
21. Park N, Hong B, Prasanna VK. Analysis of memory hierarchy performance of block data layout. Proceedings of the International Conference on Parallel Processing, 2002. IEEE Computer Society Press: Los Alamitos, CA, 2002.
22. IBM. Cell Broadband Engine Programming Handbook, Version 1.0, April 2006.
23. IBM. SPU Assembly Language Specification, Version 1.3, October 2005.
24. IBM. SPU C/C++ Language Extensions, Version 2.1, March 2006.
25. Dongarra JJ. Performance of various computers using standard linear equations solver. Technical Report CS-89-85, Computer Science Department, University of Tennessee, 2006. Available at: http://www.netlib.org/benchmark/ performance.ps.
26. Williams S, Shalf J, Olilcer L, Kamil S, Husbands P, Yelick K. The potential of the Cell processor for scientific computing. Proceedings of the 2006 ACM International Conference on Computing Frontiers. ACM Press: New York, 2006.