High performance and area-efficient circuit-switched network on chip design

Proceedings - Sixth IEEE International Conference on Computer and Information Technology, CIT 2006

Volumn , Issue , 2006, Pages

  Pham, Phi Hung ^a   Kumar, Yogendera ^a   Kim, Chulwoo ^a  

^a Korea University   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; ENERGY EFFICIENCY; MICROPROCESSOR CHIPS; ROUTERS;

CHIP NETWORKS; MULTI CLOCK DOMAINS;

SWITCHING NETWORKS;

EID: 34547339142     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CIT.2006.97     Document Type: Conference Paper

References (13)

1. W.J. Dally and B. Towles, "Route Packets, Not Wires: On-Chip Interconnection Networks," in Proc. of DAC, 2001, pp. 683-689.
2. Luca Benini and Giovanni De Micheli. "Networks on Chips: A New SoC Paradigm". IEEE Computer, January 2002, pp. 70-78.
3. Jari Nurmi, "Network-on-Chip: A New Paradigm for System on Chip Design", Int. Symp. on System on chip, Nov. 2005, pp. 2-6.
4. P. P. Pande, C. Grecu, M. Jones, A. Ivanov and Resve Saleh, "Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures", IEEE Trans. Computers, Vol. 54(8), 2005, pp. 1025-1040.
5. D.Wiklund and D.Liu, "SoCBUS: Switched Network on Chip for Hard Real Time Embedded Systems", in Proc. of IPDPS, 2003, pp. 78a.
6. P.T. Wolkotte, et al., "An Energy-Efficient Reconfigurable Circuit-Switched Network-on-Chip", in Proc. of IPDPS, 2005, pp. 155a.
7. A. Ahmadinia, et al., "A Practical Approach for Circuit Routing on Dynamic Reconfigurable Devices", in Proc. of RSP, 2005, pp. 84-90.
8. J. Xu and W. Wolf, "A Wave-Pipelined On-chip Interconnect Structure for Networks-on-Chip", in Proc. of HOTI, 2003, pp. 10-14.
9. J. Duato, S. Yalamanchili and L. Ni, Interconnection Networks - An Engineering Approach, Morgan Kaufman Publisher, USA, 2003, chap. 4, pp. 139-206.
10. T.T. Ye et al., "Analysis of power consumption on switch fabrics in network routers," in Proc. of DAC, 2002, pp. 524-529.
11. D. Kim, K. Lee, S.-J. Lee, and H.J. Yoo, "A reconfigurable crossbar switch with adaptive bandwidth control for networks-on-chip", in Proc. of ISCAS, 2005, Vol. 3, pp. 2369-2372.
12. P. Guerrier, and A. Greiner, "A Generic Architecture for On-Chip Packet-Switched Interconnections", in Proc. of DATE 2000, ACM Press, pp. 250-256.
13. Tobias Bjerregaard, and Jens Sparso, "A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip", in Proc. of DATE, 2005, pp. 1226-1231.