Cryogenic small signal operation of 0.18 μm MOSFETs

2007 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, SiRF07

Volumn , Issue , 2007, Pages 52-55

  Venkataraman, Sunitha ^a   Banerjee, Bhaskar ^a   Lee, Chang Ho ^b   Laskar, Joy ^a   Cressler, John D ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

^b Samsung Design Center   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; CRYOGENICS; CUTOFF FREQUENCY; INTEGRATED CIRCUIT MANUFACTURE; NATURAL FREQUENCIES; SEMICONDUCTOR DEVICE MODELS;

SIGNAL OPERATION; SUB-CIRCUIT MODEL; SUB-CIRCUIT MODELS;

MOSFET DEVICES;

EID: 34547327579     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SMIC.2007.322767     Document Type: Conference Paper

References (10)

1. Fritz H. Gaensslen, V. Leo, Rideout, E. J. Walker, and John, J. Walker, ''Very Small MOSFET's for Low-Temperature Operation," IEEE Trans. Electron Devices, vol. 24, pp. 218-229, Mar. 1977.
2. S. K. Tewksbury, "N-Channel Enhancement-Mode MOSFET Characteristics from 10 to 300K," IEEE Trans. Electron Devices, vol. 28, pp. 1519-1529, Dec. 1981.
3. G. Gildenblat, L. Colonna-romano, D. Lau, and D. E. Nelsen, "Investigation of Cryogenic CMOS Performance;" Proc. IEEE IEDM 1985, pp. 268-271, 1985.
4. W. F. Clark, Badih El-Kareh, R. G. Pires, S. L. Titcomb, and R. L. Anderson, "Low Temperature CMOS - A Brief Review," IEEE Trans. Components, Hybrids, and Manfacturing Tech., vol. 15, pp. 397-404, Jun. 1992.
5. G. Ghibaudo, and F. Balestra, "Low Temperature Characterization of Silicon CMOS Devices," Proc. IEEE Intl. Conf. Microelectronics 1995, pp. 613-622, 1995.
6. B. Yu, H. Wang, C. Riccobene, H. -S. Kim, Q. Xiang, M. -R. Lin, L. Chang, and C. Hu, "Nanoscale CMOS at Low Temperature: Design, Reliability, and Scaling, Trend," Proc. IEEE VLSI Symp. 2001, pp. 23-25, 2001.
7. P. Martin, M. Bucher, and C. Enz, "MOSFET Modeling and Parameter Extraction for Low Temperature Analog Circuit Design," J. Phys TV France, pp. 51-56, 2002.
8. J. Y-C. Sun, Y. Taur, R. H. Dennard, and S. P. Klepner, "Submicrometer-Channel CMOS for Low-Temperature Operation," IEEE Trans. Electron Devices, vol. 24, pp. 19-27, Jan. 1987.
9. A. Siligaris, G. Pailloncy, S. Delcourt, R. Valentin, S. Lepilliet, F. Danneville, D. Gloria, and G. Dambrine, "High-Frequency and Noise Performances of 65-nm MOSFET at Liquid Nitrogen, Temperature," IEEE Trans. Electron Devices, vol. 53,; pp. 1902-1908, Aug. 2006.
10. M. J. Deen, and Z. X. Yan, "DIBL in Short-Channel NMOS Devices at 77K," IEEE Trans. Electron Devices, vol. 39, pp. 908-915, Apr. 1992.