A biomimetic CMOS synapse

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 751-754

  Lazaridis, E ^b   Drakakis, E M ^a,b   Barahona, M ^b  

^a IEEE   (United Kingdom)

^b IMPERIAL COLLEGE LONDON   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS SYNAPSE; LOG-DOMAINS; SYNAPTIC CIRCUITS;

BIOCOMPATIBILITY; BIOMIMETIC MATERIALS; CYTOLOGY; VLSI CIRCUITS;

CMOS INTEGRATED CIRCUITS;

EID: 34547311259     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. th-Edition, Mc-GrawHill, 1991
2. W.Rail, "Distinguishing theoretical synaptic potentials computed for different somadendritic distributions of synaptic inputs", Journal of Neurophysiology, vol.30, pp. 1138-1168, 1967
3. D.H.Perkel, B.Mulloney and R.W.Budelli, "Quantitative methods for predicting neuronal behaviour", Neuroscience, vol. 6, pp. 823-827, 1981
4. A.Destexthe, Z.F.Mainen and T.J.Sejnowski, "An efficient method for computing synaptic conductances based on a kinetic model of receptor binding", Neural Computation, vol. 6, pp. 14-18, 1994
5. D.R.Frey, "Exponential State-Space Filters : a Generic current-mode Design Strategy", IEEE Trans. CAS-I, vol.43, No.1, pp.34-42, 1996
6. E.M.Drakakis et al. "Log-domain state-space: a systematic transistor level approach for Log-domain filtering", IEEE Trans. On CAS-Part II, vol. 46, no.3, pp.209-305, 1999
7. R.Z.Shi and T.Horiuchi, "A summating, exponentially decaying CMOS synapse for spiking neural networks", 1999
8. S-C Liu, "Analog VLSI circuits for short-term dynamic synapses", Eurasip journal on Applied Signal Processing, pp.620-628, 2003