Implicitly parallel programming models for thousand-core microprocessors

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 754-759

  Hwu, Wen Mei ^a   Ryoo, Shane ^a   Ueng, Sain Zee ^a   Keim, John H ^a   Gelado, Isaac ^b   Stone, Sam S ^a   Kidd, Robert E ^a   Baghsorkhi, Sara S ^a   Mahesri, Aqeel A ^a   Tsao, Stephanie C ^a   Navarro, Nacho ^b   Lumetta, Steve S ^a   Frank, Matthew I ^a   Patel, Sanjay J ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^b UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

Parallel programming

Indexed keywords

MANY CORE MICROPROCESSORS; PARALLEL EXECUTION; PARALLEL PROGRAMMING MODEL;

COMPUTER HARDWARE; COMPUTER PROGRAMMING LANGUAGES; PARALLEL PROGRAMMING; PROGRAM COMPILERS; SOFTWARE ENGINEERING;

MICROPROCESSOR CHIPS;

EID: 34547288235     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375265     Document Type: Conference Paper

References (24)

1. M. Barnett, K. R. M. Leino, and W. Schulte. The Spec# programming system: An overview. In Proc. of Construction and Analysis of Safe, Secure and Interoperable Smart Devices, volume 3362 of LNCS, pages 49-69. Springer, March 2004.
2. F. Bodin, T. Kisuki, P. Knijnenburg, M. O'Boyle, and E. Rohou. Iterative compilation in a non-linear optimisation space. In Proceedings of the Workshop on Profile and Feedback-Directed Compilation, October 1998.
3. D. Carmean. The Pentium 4 processor. Hot Chips 13, Stanford University, Palo Alto, CA, August 2001.
4. D. E. Culler, A. Gupta, and J. P. Singh. Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann, San Francisco, CA, 1997.
5. Datamonitor, 2006. http://www.datamonitor.com.
6. R. A. Hankins, G. N. Chinya, J. D. Collins, P. H. Wang, R. Rakvic, H. Wang, and J. P. Shen. Multiple instruction stream processor. In Proceedings of the 33rd Annual International Symposium on Computer Architecture, pages 114-127, June 2006.
7. IEEE. IEEE Std 1003.1-2001 Standard for Information Technology -Portable Operating System Interface (POSIX) Base Definitions, Issue 6. IEEE, 2001.
8. T. G. Mattson, B. A. Sanders, and B. L. Massingill. Patterns for Parallel Programming. Addison-Wesley Professional, 2004.
9. C. McNairy and D. Soltis. Itanium 2 processor microarchitecture. IEEE MICRO, 23(2):44-55, March 2003.
10. Message Passing Interface Forum. MPI-2: extensions to the message-passing interface, July 1997.
11. N. Mitchell. Philips TriMedia: A digital media convergence platform. In Proceedings of WESCON, pages 56-60, November 1997.
12. G. E. Moore. Cramming more components onto integrated circuits. Electronics, April 1965.
13. NVIDIA Corporation. CUDA Programming Guide, February 2007.
14. OpenMP Architecture Review Board. OpenMP application program interface, May 2005.
15. G. Pfister. In Search of Clusters. Prentice Hall, 1997.
16. W. Pugh. The Omega Test: A fast and practical integer programming algorithm for dependence analysis. In Proceedings of Supercomputing 1991, pages 4-13, November 1991.
17. S. Ryoo, S.-Z. Ueng, C. I. Rodrigues, R. E. Kidd, M. I. Frank, and W. W. Hwu. Automatic Discovery of Coarse-Grained Parallelism in Media Applications. Transactions on HiPEAC I, LNCS 4050, 2007.
18. A. Sangiovanni-Vincentelli. Defining platform-based design. EEDesign of EETimes, February 2002.
19. N. Shah, W. Plishker, K. Ravindran, and K. Keutzer. NP-Click: A productive software development approach for network processors. IEEE Micro, 24(5):42-54, September/October 2004.
20. Sun Microsystems. Java, http://java.sun.com.
21. W. Thies, M. Karczmarek, and S. P. Amarasinghe. Streamlt: A language for streaming applications. In Proceedings of the 2002 International Conference on Compiler Construction, pages 179-196, 2002.
22. S. Triantafyllis, M. Vachharajani, N. Vachharajani, and D. August. Compiler optimization-space exploration. In Proc. of the 2003 International Symposium on Code Generation and Optimization, pages 204-215, 2003.
23. J. Turley and H. Hakkarainen. TPs new 'C6x DSP screams at 1,600 MIPS. Microprocessor Report, 11(2):14-17, February 1997.
24. H. Zhong, S. A. Lieberman, and S. A. Mahlke. Extending multicore architectures to exploit hybrid parallelism in single-thread applications. In Proceedings of the 13th International Symposium on High Performance Computer Architecture, pages 25-36, February 2007.