Chip multi-processor generator

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 262-263

  Solomatnikov, Alex ^a   Firoozshahian, Amin ^a   Qadeer, Wajahat ^a   Shacham, Ofer ^a   Kelley, Kyle ^a   Asgar, Zain ^a   Wachs, Megan ^a   Hameed, Rehan ^a   Horowitz, Mark ^a  

^a STANFORD UNIVERSITY   (United States)

Author keywords

Chip multi processor; High level design

Indexed keywords

CHIP MULTI-PROCESSORS; HIGH-LEVEL DESIGN;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTATION THEORY; COST EFFECTIVENESS; LOGIC DESIGN; NANOTECHNOLOGY; OPTIMIZATION;

MICROPROCESSOR CHIPS;

EID: 34547268741     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375164     Document Type: Conference Paper

References (11)

1. Bryant, R., et al. Limitations and Challenges of Computer-Aided Design Technology for CMOS VLSI. Proceedings of IEEE, vol. 89, 3, March 2001, 341-365.
2. Rowen, C. Reducing SoC Simulation and Development Time. IEEE Computer, 11, December 2002, 29-34.
3. Dixit, A. Networking Applications for Xtensa Configurable Processors. Linley Tech 2006, January 25th 2006.
4. Wireless Terminals Solutions Guide. Texas Instruments.
5. Mutz, S., et al. Heterogeneous Multiprocessing for Efficient Multi-Standard High Definition Video Decoding. Hotchips 18, August 2006.
6. http://www.cswitch.com
7. http://www.streamprocessors.com
8. Mai, K., et al. Smart Memories: A Modular Reconfigurable Architecture. International Symposium on Computer Architecture, June 2000.
9. Mai, K., et al. Architecture and Circuit Techniques for a 1.1GHz 16-kb Reconfigurable Memory in 0.18um-CMOS. IEEE Journal of Solid- State Circuits, January 2005.
10. Kapasi, U., et al. Programmable Stream Processors. IEEE Computer, vol. 36, 8, August 2003, 54-62.
11. Hammond, L., et al. Transactional Memory Coherence and Consistency. International Symposium on Computer Architecture, June 2004.