Symbolic state exploration of UML statecharts for hardware description

Design of Embedded Control Systems

Volumn , Issue , 2005, Pages 73-83

  Łabiak, Grzegorz ^a  

^a UNIVERSITY OF ZIELONA GÓRA   (Poland)

Author keywords

BDD; logic control; statechart; symbolic analysis; UML

Indexed keywords

EID: 34547261093     PISSN: None     EISSN: None     Source Type: Book    
DOI: 10.1007/0-387-28327-7_7     Document Type: Chapter

References (17)

1. D. Harel, Statecharts, A visual formalism for complex systems. Science of Computer Programming, Vol. 8. North-Holland, Amsterdam, pp. 231-274 (1987).
2. G. Labiak, Implementacja sieci Statechart w reprogramowalnej strukturze FPGA. Mat. I Krajowej Konf. Nauk. Reprogramowalne Uklady Cyfrowe, Szczecin, pp. 169-177 (1998).
3. A. Magiollo-Schettini, M. Merro, Priorities in Statecharts, Diparamiento di Informatica, Universita di Pisa, Corso Italia.
4. M. Rausch B. H. Krogh, Symbolic verification of stateflow logic. In: Proceedings of the 4th Workshop on Discrete Event System, Cagliari, Italy, pp. 489-494 (1998).
5. UML 1.3 Documentation, Rational Software Corp. 99, http://www.rational. com/uml
6. K. Bilinski, Application of Petri Nets in parallel controllers design. PhD. Thesis, University of Bristol, Bristol (1996).
7. J. R. Burch, E. M. Clarke, K. L. McMillan, D. Dill, Sequential circuit verification using symbolic model checking. In: Proceedings of the 27th Design Automation Conference, pp. 46-51 (June 1990).
8. O. Coudert, C. Berthet, J. C. Madre, Verification of sequential machines using Boolean functional vectors. In: IMEC-IFIP International Workshop on Applied Formal Methods for Correct VLSI Design, pp. 111-128 (November 1989).
9. A. Ghosh, S. Devadas, A. R. Newton, Sequential Logic Testing and Verification. Kluwer Academic Publisher, Boston (1992).
10. M. Adamski, SFC, Petri nets and application specific logic controllers. In: Proceedings of the IEEE International Conference on Systems, Man and Cybernetics, San Diego, USA, pp. 728-733 (November 1998).
11. M. von der Beeck, A Comparison of Statecharts Variants, LNCS, Vol. 860. Springer, pp. 128-148 (1994).
12. G. Labiak, Wykorzystanie hierarchicznego modelu wspolbiez?nego automatu w projek-towaniu sterownikow cyfrowych. PhD Thesis, Warsaw University of Technology, Warsaw (June, 2003).
13. S.-I. Minato, Binary Decision Diagrams and Applications for VLSI CAD. Kluwer Academic Publisher, Boston (1996).
14. G. Labiak, Symbolic states exploration of controllers specified by means of statecharts. In. Proceedings of the International Workshop DESDes'01, Przytok pp. 209-214 (2001).
15. http://www.ilogix.com/products/magnum/index.cfm
16. http://www.uz.zgora.pl/~glabiak
17. F. Somenzi, CUDD: CU decision diagram package, http://vlsi.colorado.edu/ ~fabio/CUDD/cuddIntro.html