A CMOS imager with focal plane compression

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 3570-3573

  Leon Salas, Walter D ^a   Balkir, Sina ^a   Sayood, Khalid ^a   Hoffman, Michael W ^a   Schemm, Nathan ^a  

^a UNIVERSITY OF NEBRASKA LINCOLN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; ANALOG TO DIGITAL CONVERSION; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; INTEGRATED CIRCUITS; LOGIC DESIGN;

COLUMN-LEVEL PROCESSORS; COMPRESSED BIT STREAM; FOCAL PLANE VIDEO COMPRESSION;

IMAGE COMPRESSION;

EID: 34547249295     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. K. Aizawa, H. Ohmo, Y. Egi, T. Hamamoto, M. Hatori, H. Maruyama, and J. Yamazaki, "On sensor image compression," IEEE Trans. Circ. Syst. Video Tech., vol. 7, no. 3, pp. 543-548, June 1997.
2. S. Kawahito, M. Yoshida, M. Sasaki, K. Umehara, D. Miyazaki, Y. Tadokoro, K. Murata, S. Doushou, and A. Matsuzawa, "A CMOS image sensor with analog two-dimensional DCT-based compression circuits for one-chip cameras," IEEE J. Solid State Circ., vol. 32, no. 12, Dec. 1997.
3. A. Bandyopadhyay, J. Lee, R. Robucci, and P. Hasler, "A 80 μW/frame 104 × 128 CMOS imager front end for JPEG compression," IEEE Int. Symp. Circ. and Syst., pp. 5318-5321, May 2005.
4. W. D. Leon-Salas, S. Balkir, K. Sayood, and M. Hoffman, "An analogto-digital converter with Golomb-Rice output codes," IEEE Trans. Circ. Syst. II, In Press, 2005.
5. M. Weinberger, G. Seroussi, and G. Sapiro, "LOCO-I: A low complexity, context-based, lossless image compression algorithm," Data Compression Conference, pp. 140-149, March 1996.
6. S. Golomb, "Run-length encodings," IEEE Trans. Information Theory, vol. 12, no. 3, pp. 399-401, 1966.
7. J. Venbrux, P-S. Yeh, M. N. Liu, "A VLSI chip set for high-speed lossless data compression," IEEE Trans. Circ. and Syst. for Video Technology, vol. 2, no. 4, pp. 381-391, Dec. 1992.
8. T extractor circuit using a two-transistor differential amplifier," IEEE Journal of Solid-State Circuits, vol. 28, no. 6, pp. 704-705, June 1993.