Visibility enhancement for silicon debug

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 13-18

  Hsu, Yu Chin ^a   Tsai, Furshing ^a   Jong, Wells ^a   Chang, Ying Tsai ^a  

^a Novas Software Inc   (United States)

Author keywords

Functional verification; Silicon debug; Silicon validation

Indexed keywords

COMPUTATIONAL METHODS; DATA ACQUISITION; DATA TRANSFER; FUNCTIONAL PROGRAMMING; SILICON; SOFTWARE DESIGN;

COMBINATIONAL NETWORK; FUNCTIONAL VERIFICATION; SIGNAL VALUES; SILICON DEBUG; SILICON VALIDATION;

PROGRAM DEBUGGING;

EID: 34547200670     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1146917     Document Type: Conference Paper

References (17)

1. Smith, Gary. "ASIC Design Times Spiral Out of Control: User Wants and Needs", Gartner, Inc., January 29, 2002. p.4-12
2. Smith, Gary; Tan, Sharon. "Conservative Times, Conservative Designs in. EDA: User Wants and Needs", Gartner, Inc., February 10, 2004. p.6-17
3. H. Hao and R. Avra, "Structured design-for-debug - the SuperSPARC™-II methodology and implementation", in Proceedings International Test Conference, 1995, pp. 175-183.
4. Vermeulen, Bart; Oostdijk, Steven; Bouwman, Frank, "Test and Debug Strategy of the PNX8525 Nexperia™ Digital Video Platform System Chip", in Proceedings International Test Conference, 2001, pp. 121-130.
5. Goering, Richard. "Scan design called portal for hackers". EE Times. October 25, 2004
6. McCluskey, E.J., et al. "ELF-Murphy Data on Defects and Test Sets", in VLSI Test Symposium, 2004.
7. "International Technology Roadmap for Semiconductors" 2003, p. 15.
8. Wilson, Ron. "Silicon Debug Tools Lengthen Their Reach". EE Times. July 17, 2003.
9. Bertacco, Valeria, Maurizio Damiani, Stefano Quer: "Cycle-based Symbolic Simulation of Gate-level Synchronous Circuits", Proceeding of the 36th Design Automation Conference, 1999, p. 392-396.
10. Bryant, Randal E. "Graphical-Based Algorithms for Boolean Function Manipulation", IEEE Transactions On Computers, 35(8):677-691, 1986.
11. Ganai, Malay; Aziz, Adnan; Kuehlmann Andreas, "Enhancing Simulation with BDDs and ATPG", in Proceeding of the 36th Design Automation Conference, 1999, p. 385-390.
12. Hsu, Yu-Chin; Tabbara, Bassam; Chen, Yirng-An; Tsai Furshing, "Advanced Techniques for RTL Debugging", in Proceeding of the 40th Design Automation Conference, 2003, p. 362-367.
13. J. R. Burch, and V. Singhal, Robust Latch Mapping for Combinational Equivalence Checking, in Proceeding of International Conference on Computer Aided Design, 1998, pp 563-569.
14. D. Anastasakis, R. Domiano, H-K Ma, T. Stanion, A Practical and Efficient Method for Compare-Point Matching, in Proceeding of the 39th Design Automation Conference, 2002, p. 305-310.
15. J. Wang, K Zhang, and G. Chirn, Algorithms for approximate graph matching. Information Sciences, 82, 1995, p. 45-74.
16. st Design Automation Conference, 2004, p. 514-517.
17. rd Design Automation Conference, July, 2006.