Compiler optimization of embedded applications for an adaptive SoC architecture

CASES 2006: International Conference on Compilers, Architecture and Synthesis for Embedded Systems

Volumn , Issue , 2006, Pages 312-322

  Hardnett, Charles R ^a   Palem, Krishna V ^b   Chobe, Yogesh ^b  

^a SPELMAN COLLEGE   (United States)

^b GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Compilers; Reconfigurable computing; Resource allocation; Resource scheduling; System on chip

Indexed keywords

EMBEDDED SYSTEMS; MICROPROCESSOR CHIPS; OPTIMIZATION; PARALLEL PROCESSING SYSTEMS; RESOURCE ALLOCATION; SCHEDULING;

EXPLICITLY PARALLEL INSTRUCTION COMPUTING (EPIC); RECONFIGURABLE COMPUTING; RESOURCE SCHEDULING;

PROGRAM COMPILERS;

EID: 34547161903     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1176760.1176798     Document Type: Conference Paper

References (40)

1. I. accelerated technologies. http://www.impulsec.com/.
2. Arc. http://www.arc.com.
3. D. F. Bacon, S. L. Graham, and O. J. Sharp. Compiler transformations for high-performance computing. ACM Computing Surveys, 26(4):345-420, 1994.
4. R. Belgard. Chart watch: Server processors. Microprocessor Report, 19(8):26-27, August 2005.
5. B. Boehm, C. Abts, A. W. Brown, S. Chulani, B. K. Clark, E. Horowits, R. Madachy, D. Reifer, and B. Steece. Software Cost Estimation with COCOMO II. Prentice Hall, 2000. cocomo II.
6. Celoxica. http://www.celoxica.com/.
7. G. Chaitin, M. Auslander, A. Chandra, J. Cocke, M. Hopkins, and P. Markstein. Register allocating via coloring. In Computer Languages, volume 6, pages 47-57, 1981. ACM Press.
8. G. J. Chaitin. Register allocation and spilling via graph coloring. In Proceedings of the SIGPLAN '82 Symposium on Compiler Construction, volume 17, pages 98-105. ACM Press, 1982.
9. P. P. Chang, S. A. Mahlke, W. Y. Chen, N. J. Warter, and W. mei W. Hwu. Impact: an architectural framework for multiple-instruction-issue processors. In ISCA '91: Proceedings of the 18th annual international symposium on Computer architecture, pages 266-275, New York, NY, USA, 1991. ACM Press.
10. N. Clark, H. Zhong, and S. Mahlke. Processor acceleration through automated instruction set customization. In 36th International Symposium of Microarchitectures. IEEE Society, Dec 2003.
11. E-Asic. http://www.easic.com.
12. A. Excalibur, http://www.altera.com/literature/lit-exc.jsp.
13. T. T. C. R. Framework, http://www.trimaran,org.
14. P. B. Gibbons and S. S. Muchnick. Efficient instruction scheduling for a pipelined architecture. In SIGPLAN symposium on Compiler contruction, pages 11-16, Palo Alto, California, United States, 1986. ACM Press.
15. M. W. Hall, J.-A. M. Anderson, S. P. Amarasinghe, B. R. Murphy, S.-W. Liao, E. Bugnion, and M. S. Lam. Maximizing multiprocessor performance with the SUIF compiler. IEEE Computer, 29(12): 84-89, 1996.
16. T. Instruments. C6000 code composer studio development tools, http://dspvillage.ti.com/docs/catalog/devtools/.
17. T. Instruments. TMS320C6000 technical brief. February 1999.
18. H. H. Jones. How to slow the design cost spiral. In Electronics Design Chain, http://www.designchain.com/, 2002.
19. V. Kathail, M. Schlansker, and B. R. Rau. HPL-PD architecture specification: Version 1.1. Technical report, HP Labs, Feb. 2000.
20. K. Krewell. Best servers of 2004. Microprocessor Report, 19(1):24-27, January 2005.
21. M. Kudlur, K. Fan, M. Chu, R. Ravindran, N. Clark, and S. Mahlke. FLASH: Foresighted latency-aware scheduling heuristic for processors with customized datapaths. In International Symposium on Code Generation and Optimization. ACM Press, 2003.
22. L. Logic. LSI logic rapid chip platform ASIC:http://www.lsilogic.com/ products/rapidchip_platform_asic/.
23. S. Microelectronics. The Greenfield solution, http://www.st.com/.
24. H. Packard. Inside the Intel Itanium 2 processor: an Itanium processor family member for balanced performance over a wide range of applications. July 2002.
25. K. Palem and B. Simons. Scheduling time-critical instructions on rise machines. InACM Transactions on Programming Languages Systems, volume 15, pages 632-658, 1993.
26. K. Palem, S. Talla, and P. Devaney. Adaptive Explicitly Parallel Instruction computing. In Proceedings of the 4th Australasian Computer Architecture Conference, 1999.
27. K. Palem, S. Talla, and W.Wong. Compiler optimizations for adaptive EPIC processors. In Proceedings of the First International Workshop on Embedded Software, October 2001.
28. K. V Palem, S. Talla, and W. Wong. Compiler optimizations for adaptive EPIC processors. In Lecture Notes in Computer Science. First International Workshop on Embedded Software, Springer-Verlag, Oct 2001. This paper is a summary of Suren's PhD Thesis.
29. X. V I. Pro. http://www.xilinx.com/products/design_resources/proc. central/.
30. M. Schlansker and B. R. Rau. EPIC: An architecture for instruction level processors. Technical Report HPL-111, HP Labs, February 200.
31. R. Schreiber, S. Aditya, B. R. Rau, V. Kathail, S. Mahlke, S. Abraham, and G. Snider. High-level synthesis of non-programmable hardware accelerators. Technical report, HP Labs, 2000.
32. B. So, P. C. Diniz, and M. W. Hall. Using estimates from behavioral synthesis tools in compiler-directed design space exploration. In Proceedings of the IEEE/ACM Design Automation Conference. ACM Press, 2003.
33. B. So, M. W. Hall, and P. C. Diniz. A compiler approach to fast hardware design-space exploration in FPGA based systems. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI). ACM Press, 2002.
34. S. D. P. C. Specs. http://www.extremetech.com/article2/0,1558,1639233,00. asp. chip specs.
35. T. S. System. http://www.ics.uci.edu/specc/.
36. S. Talla. Adaptive Explicitly Parallel Instruction Computing, PhD Thesis. PhD thesis, New York University, 2000.
37. Q. technology, http://www.qstech.com/.
38. Tensilica. http://www.tensilica.com/.
39. T. Way and L. L. Pollock. Evaluation of a region-based partial inlining algorithm for an ILP optimizing compiler. In PDCS, pages 698-705. International Society for Computers and their Applications, 2002.
40. P. Yu and T. Mitra. Characterizing embedded applications for instruction set extensible processors. In Proceedings of the Design Automation Conference. IEEE Society, 2003.