SecCMP: A secure chip-multiprocessor architecture

ASID'06: 1st Workshop on Architectural and System Support for Improving Software Dependability

Volumn , Issue , 2006, Pages 72-76

  Yang, Li ^a   Peng, Lu ^b  

^a UNIVERSITY OF TENNESSEE AT CHATTANOOGA   (United States)

^b LOUISIANA STATE UNIVERSITY   (United States)

Author keywords

Chip multiprocessor; Encryption; Fault tolerance; Security

Indexed keywords

COMPUTER AIDED DESIGN; COMPUTER ARCHITECTURE; FAULT TOLERANCE; PROGRAM PROCESSORS; PUBLIC KEY CRYPTOGRAPHY; SECURITY OF DATA;

CHIP-MULTIPROCESSORS; CORE AUTHENTICATION; SINGLE-CORE SYSTEMS;

MICROPROCESSOR CHIPS;

EID: 34547161244     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1181309.1181321     Document Type: Conference Paper

References (11)

1. D. Bonh and M. Franklin, "Identity-Based Encryption from Weil Pairing," Advances in Cryptology, CRYPTO 2001, Lecture Notes in Computer Science, Vol. 2139, pp. 213-229, Springer Verlag, 2001.
2. B. Gassend, G. Suh, D. Clarke, M. Dijk, and S. Devadas, Caches and Hash Trees for Efficient Memory Integrity Verification, In Proceedings of the 9th Intl. Symposium on High-Performance Computer Architecture (HPCA), 2003.
3. R. B. Lee, P. C. S. Kwan, J. P. McGregor, J. Dwoskin, Z. Wang, Architecture for Protecting Critical Secrets in Microprocessors, In Proceedings of the 32nd International Symposium on Computer Architecture, 2005.
4. H.-Y. Lin, L. Harn, A Generalized Secret Sharing Scheme with Cheater Detection, Advances in Cryptology-ASIACRYPT '91 Proceedings, Springer-Verlag, 1993, pp. 149-158.
5. K.M.Martin, Untrustworthy Participants in Perfect Secret Sharing Schemes, Cryptography and Coding III, M.J. Ganley, ed., Oxford: Clarendon Press, 1993, pp. 255-264.
6. T. P. Pedersen, A Threshold Cryptosystem without A Trusted Party, In Proceedings of EUROCRYPT, 1991.
7. T. P. Pederson, Non-Interactive and Information-Theoretic Secure Verifiable Secret Sharing, Lecture Notes in Computer Science, pp. 129-140, 1992.
8. W. Shi, H.-H. Lee, M. Ghosh, C. Lu, and A. Boldyreva, High Efficiency Counter Mode Security Architecture via Prediction and Precomputation, In Proceedings of the 32nd International Symposium on Computer Architecture, 2005.
9. W. Shi, H-H Lee, L.Falk and M.Ghosh, An Integrated Framework for Dependable and Revivable Architectures Using Multicore Processors, In Proceedings of the 33rd International Symposium On Computer Architecture, 2006.
10. C. Yan, B. Rogers, D. Englender, Y. Solihin, M. Prvulovic, Improving Cost, Performance, and Security of Memory Encryption and Authentication, In Proceedings of the 33rd International Symposium On Computer Architecture, 2006.
11. J. Yang, Y. Zhang, and L. Gao, Fast Secure Processor for Inhibiting Software Piracy and Tampering, In Proceedings of the 36th International Symposium on Microarchitecture, 2003.