-
1
-
-
12844283995
-
Integrated nanoscale electronics and optoelectronics: Exploring nanoscale science and technology through semiconductor nanowires
-
Y. Huang and C. M. Lieber, "Integrated nanoscale electronics and optoelectronics: Exploring nanoscale science and technology through semiconductor nanowires," Pure Appl. Chem., vol. 76, no. 12, pp. 2051-2068, 2004.
-
(2004)
Pure Appl. Chem
, vol.76
, Issue.12
, pp. 2051-2068
-
-
Huang, Y.1
Lieber, C.M.2
-
2
-
-
84957893116
-
Design considerations and comparative investigations of ultra-thin SOI, double-gate and cylindrical nanowire FETS
-
E. Gnani, S. Reggiani, M. Rudan, and G. Baccarani, "Design considerations and comparative investigations of ultra-thin SOI, double-gate and cylindrical nanowire FETS," in Proc. ESSDERC, 2006, pp. 371-374.
-
(2006)
Proc. ESSDERC
, pp. 371-374
-
-
Gnani, E.1
Reggiani, S.2
Rudan, M.3
Baccarani, G.4
-
3
-
-
33646271349
-
High-performance fully depleted silicon nanowire (diameter ≤ 5 nm) gate-all-around CMOS devices
-
May
-
N. Singh, A. Agarwal, L. K. Bera, T. Y. Liow, R. Yang, S. C. Rustagi, C. H. Tung, R. Kumar, G. Q. Lo, N. Balasubramanian, and D.-L. Kwong, "High-performance fully depleted silicon nanowire (diameter ≤ 5 nm) gate-all-around CMOS devices," IEEE Electron Device Lett., vol. 27, no. 5, pp. 383-386, May 2006.
-
(2006)
IEEE Electron Device Lett
, vol.27
, Issue.5
, pp. 383-386
-
-
Singh, N.1
Agarwal, A.2
Bera, L.K.3
Liow, T.Y.4
Yang, R.5
Rustagi, S.C.6
Tung, C.H.7
Kumar, R.8
Lo, G.Q.9
Balasubramanian, N.10
Kwong, D.-L.11
-
4
-
-
46049119669
-
-
N. Singh, F. Y. Lim, W. W. Fang, S. C. Rustagi, L. K. Bera, A. Agarwal, C. H. Tung, K. M. Hoe, S. R. Omampuliyur, D. Tripathi1, A. O. Adeyeye1, G. Q. Lo, N. Balasubramanian, and D. L. Kwong, Ultra-narrow silicon nanowire gate-all-around CMOS devices: Impact of diameter, channel-orientation and low temperature on device performance, in IEDM Tech. Dig., 2006, pp. 547-550.
-
N. Singh, F. Y. Lim, W. W. Fang, S. C. Rustagi, L. K. Bera, A. Agarwal, C. H. Tung, K. M. Hoe, S. R. Omampuliyur, D. Tripathi1, A. O. Adeyeye1, G. Q. Lo, N. Balasubramanian, and D. L. Kwong, "Ultra-narrow silicon nanowire gate-all-around CMOS devices: Impact of diameter, channel-orientation and low temperature on device performance," in IEDM Tech. Dig., 2006, pp. 547-550.
-
-
-
-
5
-
-
33745327664
-
Ge/Si nanowire heterostructures as high performance field-effect transistors
-
May
-
J. Xiang, W. Lu, Y. Hu, Y. Wu, H. Yan, and C. M. Lieber, "Ge/Si nanowire heterostructures as high performance field-effect transistors," Nature, vol. 441, no. 7092, pp. 489-493, May 2006.
-
(2006)
Nature
, vol.441
, Issue.7092
, pp. 489-493
-
-
Xiang, J.1
Lu, W.2
Hu, Y.3
Wu, Y.4
Yan, H.5
Lieber, C.M.6
-
6
-
-
0142055973
-
2 gate dielectrics
-
Sep
-
2 gate dielectrics," Appl. Phys. Lett., vol. 83, no. 12, pp. 2432-2434, Sep. 2003.
-
(2003)
Appl. Phys. Lett
, vol.83
, Issue.12
, pp. 2432-2434
-
-
Wang, D.1
Wang, Q.2
Javey, A.3
Tu, R.4
Dai, H.5
Kim, H.6
McIntyre, P.C.7
Krishnamohan, T.8
Saraswat, K.C.9
-
7
-
-
33744822492
-
Silicon vertically integrated nanowire field effect transistors
-
J. Goldberger, A. I. Hochbaum, R. Fan, and P. Yang, "Silicon vertically integrated nanowire field effect transistors," NANO Lett., vol. 6, no. 5, pp. 973-977, 2006.
-
(2006)
NANO Lett
, vol.6
, Issue.5
, pp. 973-977
-
-
Goldberger, J.1
Hochbaum, A.I.2
Fan, R.3
Yang, P.4
-
8
-
-
33847734326
-
High performance 5 nm radius twin silicon nanowire MOSFET (TSNWFET): Fabrication on bulk Si wafer, characteristics, and reliability
-
S. D. Suk, S.-Y. Lee, S.-M. Kim, E.-J. Yoon, M.-S. Kim, M. Li, C. W. Oh, K. H. Yeo, S. H. Kim, D.-S. Shin, K.-H. Lee, H. S. Park, J. N. Han, C. J. Park, J.-B. Park, D.-W. Kim, D. Park, and B.-I. Ryu, "High performance 5 nm radius twin silicon nanowire MOSFET (TSNWFET): Fabrication on bulk Si wafer, characteristics, and reliability," in IEDM Tech. Dig., 2005, pp. 717-720.
-
(2005)
IEDM Tech. Dig
, pp. 717-720
-
-
Suk, S.D.1
Lee, S.-Y.2
Kim, S.-M.3
Yoon, E.-J.4
Kim, M.-S.5
Li, M.6
Oh, C.W.7
Yeo, K.H.8
Kim, S.H.9
Shin, D.-S.10
Lee, K.-H.11
Park, H.S.12
Han, J.N.13
Park, C.J.14
Park, J.-B.15
Kim, D.-W.16
Park, D.17
Ryu, B.-I.18
-
9
-
-
46049102044
-
Gate-all-around (GAA) twin silicon nanowire MOSFET (TSNWFET) with 15 nm length gate and 4 nm radius nanowires
-
K. H. Yeo, S. D. Suk, M. Li, Y. Y. Yeoh, K. H. Cho, K. H. Hong, S. K. Yun, M. S. Lee, N. M. Cho, K. H. Lee, D. Y. Hwang, B. K. Park, D. W. Kim, D. G. Park, and B. I. Ryu, "Gate-all-around (GAA) twin silicon nanowire MOSFET (TSNWFET) with 15 nm length gate and 4 nm radius nanowires," in IEDM Tech. Dig., 2006, pp. 539-542.
-
(2006)
IEDM Tech. Dig
, pp. 539-542
-
-
Yeo, K.H.1
Suk, S.D.2
Li, M.3
Yeoh, Y.Y.4
Cho, K.H.5
Hong, K.H.6
Yun, S.K.7
Lee, M.S.8
Cho, N.M.9
Lee, K.H.10
Hwang, D.Y.11
Park, B.K.12
Kim, D.W.13
Park, D.G.14
Ryu, B.I.15
-
10
-
-
0033275059
-
Novel method for silicon quantum wire transistor fabrication
-
Nov, Dec
-
J. Kedzierski, J. Bokor, and E. Anderson, "Novel method for silicon quantum wire transistor fabrication," J. Vac. Sci. Technol. B, Microelectron. Process. Phenom., vol. 17, no. 6, pp. 3244-3247, Nov./ Dec. 1999.
-
(1999)
J. Vac. Sci. Technol. B, Microelectron. Process. Phenom
, vol.17
, Issue.6
, pp. 3244-3247
-
-
Kedzierski, J.1
Bokor, J.2
Anderson, E.3
-
11
-
-
3042704364
-
Thermal oxidationinduced strain in silicon nanobeams
-
A. M. Pyzyna, D. R. Clarke, and N. C. MacDonald, "Thermal oxidationinduced strain in silicon nanobeams," in Proc. IEEE Int. Conf. MEMS, 2004, pp. 189-192.
-
(2004)
Proc. IEEE Int. Conf. MEMS
, pp. 189-192
-
-
Pyzyna, A.M.1
Clarke, D.R.2
MacDonald, N.C.3
-
13
-
-
15844407150
-
Benchmarking nanotechnology for high-performance and low-power logic transistor applications
-
Mar
-
R. Chau, S. Datta, M. Doczy, B. Doyle, B. Jin, J. Kavalieros, A. Majumdar, M. Metz, and M. Radosavljevic, "Benchmarking nanotechnology for high-performance and low-power logic transistor applications," IEEE Trans. Nanotechnol., vol. 4, no. 2, pp. 153-158, Mar. 2005.
-
(2005)
IEEE Trans. Nanotechnol
, vol.4
, Issue.2
, pp. 153-158
-
-
Chau, R.1
Datta, S.2
Doczy, M.3
Doyle, B.4
Jin, B.5
Kavalieros, J.6
Majumdar, A.7
Metz, M.8
Radosavljevic, M.9
-
14
-
-
34248208452
-
Giant piezoresistance effect in silicon nanowires
-
Oct
-
R. He and P. Yang, "Giant piezoresistance effect in silicon nanowires," Nature Nanotechnol., vol. 1, no. 1, pp. 42-46, Oct. 2006.
-
(2006)
Nature Nanotechnol
, vol.1
, Issue.1
, pp. 42-46
-
-
He, R.1
Yang, P.2
|