A scalable wavelet transform VLSI architecture for real-time signal processing in high-density intra-cortical implants

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 54, Issue 6, 2007, Pages 1266-1278

  Oweiss, Karim G ^a   Mason, Andrew ^a   Suhail, Yasir ^a,b   Kamboh, Awais M ^a   Thomson, Kyle E ^a,c  

^a Michigan State University   (United States)

^b JOHNS HOPKINS UNIVERSITY   (United States)

^c LLC   (United States)

Author keywords

B spline; Brain machine interface; Lifting; Microelectrode arrays; Neural signal processing; Neuroprosthetic devices; Wavelet transform

Indexed keywords

DISCRETE WAVELET TRANSFORMS; HUMAN COMPUTER INTERACTION; REAL TIME SYSTEMS; SIGNAL PROCESSING; TELEMETERING;

MICROELECTRODE ARRAYS; NEURAL SIGNAL PROCESSING; NEUROPROSTHETIC DEVICES;

VLSI CIRCUITS;

EID: 34250868345     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2007.897726     Document Type: Article

References (28)

1. K. K. Parhi and T. Nishitani, "VLSI architectures for discrete wavelet transforms," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 1, no. 6, pp. 191-202, Jun. 1993.
2. C. Chakrabarti, M. Vishwanath, and R. M. Owens, "Architectures for wavelet transforms: A survey," J. VLSI Signal Process., vol. 14, pp. 171-192, 1996.
3. H. Olkkonen, J. T. Olkkonen, and P. Pesola, "Effcient lifting wavelet transform for micorprocessor and VLSI applications," IEEE Signal Process. Lett., vol. 12, pp. 120-122, 2005.
4. P. K. Campbell, K. E. Jones, R. J. Huber, K. W. Horch, and R. A. Normann, "A silicon-based, three-dimensional neural interface: Manufacturing processes for an intracortical electrode array," IEEE Trans. Biomed. Eng., vol. 38, no. 8, pp. 758-768, Aug. 1991.
5. K. D. Wise, D. J. Anderson, J. F. Hetke, D. R. Kipke, and K. Najafi, "Wireless implantable microsystems: High-density electronic interfaces to the nervous system," Proc. IEEE, vol. 92, no. 1, pp. 76-97, Jan. 2004.
6. D. M. Taylor, S. I. Tillery, and A. B. Schwartz, "Direct control of 3-D neuroprosthetic devices," Science, vol. 296, pp. 1829-1832, 2002.
7. J.Wessberg, C. R. Stambaugh, J. D. Kralik, P. D. Beck, M. Laubach, J. K. Chapin, J. Kim, S. J. Biggs, M. A. Srinivasan, and M. A. L. Nicolelis, "Real-time prediction of hand trajectory by ensembles of cortical neurons in primates," Nature, vol. 408, pp. 361-365, 2000.
8. M. D. Serruya, N. G. Hatsopoulos, L. Paninski, M. R. Fellows, and J. P. Donoghue, "Instant neural control of a movement signal," Nature, vol. 416, pp. 141-142, 2002.
9. K. G. Oweiss, "A systems approach for data compression and latency reduction in cortically controlled brain machine interfaces," IEEE Trans. Biomed. Eng., vol. 53, no. 7, pp. 1364-1377, Jul. 2006.
10. K. G. Oweiss, "Multiresolution analysis of multichannel neural recordings in the context of signal detection, estimation, classification and noise suppression," Ph.D.dissertation, Univ. Michigan, Ann Arbor, 2002.
11. K. G. Oweiss, D. J. Anderson, and M. M. Papaefthymiou, "Optimizing signal coding in neural interface system-on-a-Chip modules," in Proc. 25th IEEE Int. Conf. Eng. Med. Biol, Sep. 2003, pp. 2016-2019.
12. I. Daubechies and W. Sweldens, "Factoring wavelet transforms into lifting steps," J. Fourier Anal. Appl., vol. 4, no. 3, pp. 245-267, 1998.
13. K. A. Kotteri, S. Barua, A. E. Bell, and J. E. Carletta, "A comparison of hardware implementations of the biorthogonal 9/7 DWT: Convolution versus lifting," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 5, pp. 256-260, May 2005.
14. C.-T. Huang, P.-C. Tseng, and L.-G. Chen, "Analysis and VLSI architecture for 1-D and 2-D discrete wavelet transform," IEEE Trans. Signal Process., vol. 53, no. 4, pp. 1575-1586, Apr. 2005.
15. C.-T. Huang, P.-C. Tseng, and L.-G. Chen, "Flipping structure: An efficient VLSI architecture for lifitng based discrete wavelet transform," IEEE Trans. Signal Process., vol. 52, no. 4, pp. 1080-1089, Apr. 2004.
16. M. Unser and T. Blu, "Wavelet theory demystified," IEEE Trans. Signal Process., vol. 51, no. 2, pp. 470-483, Feb. 2003.
17. C.-T. Huang, P.-C. Tseng, and L.-G. Chen, "VLSI architecture for forward discrete wavelet transform based on B-spline factorization," J. VLSI Signal Process., vol. 40, pp. 343-353, 2005.
18. S. Mallat, A Wavelet Tour of Signal Processing, 2nd ed. New York: Academic, 1999.
19. D. Donoho, "Denoising by soft thresholding," IEEE Trans. Inf. Theory, vol. 41, no. 5, pp. 613-627, May 1995.
20. K. Andra, C. Chakrabarti, and T. Acharya, "A VLSI architecture for lifting-based forward and inverse wavelet transform," IEEE Trans. Signal Process., vol. 50, no. 4, pp. 966-977, Apr. 2002.
21. Y. Suhail and K. G. Oweiss, "A reduced complexity integer lifting wavelet based module for real-time processing in implantable neural interface devices," in Proc. 26th IEEE Int. Conf. Eng. Med. Biol. Sep. 2004, pp. 4552-4555.
22. R. Calderbank, I. Daubechies, W. Sweldens, and B.-L. Yeo, "Wavelet transforms that map integers to integers," Appl. Comput. Harmon. Anal., vol. 5, no. 3, pp. 332-369, 1998.
23. B. F. Wu and C. F. Lin, "A rescheduling and fast pipeline VLSI architecture for lifting-based discrete wavelet transforms," in Proc. IEEE Int. Symp. Circuits Syst., May 2003, vol. 2, pp. 732-735.
24. H. Liao, M. K. Mandal, and B. F. Cockburn, "Efficient architectures for 1-D and 2-D lifting-based wavelet transforms," IEEE Trans. Signal Process., vol. 52, no. 5, pp. 1315-1326, May 2004.
25. A. M. Kamboh, A. Mason, and K. G. Oweiss, "Comparison of lifting and B-spline DWT implementations for implantable neuroprosthetics," J. VLSI Signal Process. Syst., to be published.
26. P. Y. Chen, "VLSI implementation for one-dimensional multilevel lifting-based wavelet transform," IEEE Trans. Comput., vol. 53, no. 4, pp. 386-398, Apr. 2004.
27. F. Rieke, D. Warland, R. R. van Steveninck, and W. Bialek, Spikes: Exploring the neural code. Cambridge, MA: MIT press, 1997.
28. K. Oweiss, "Compressed sensing of large-scale ensemble neural activity with resource-constrained cortical implants," Soc. Neurosci. Abstr. vol. 13.11, Oct. 2006.