FIR variable digital filter with signed power-of-two coefficients

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 54, Issue 6, 2007, Pages 1348-1357

  Dam, Hai Huyen ^a,b   Cantoni, Antonio ^c   Teo, Kok Lay ^b   Nordholm, Sven ^b  

^a Western Australian Telecommunications Research Institute   (Australia)

^b CURTIN UNIVERSITY   (Australia)

^c UNIVERSITY OF WESTERN AUSTRALIA   (Australia)

Author keywords

Finite impulse response (FIR) variable digital filter (VDF); Least square criteria; Min max; Optimization; Signed power of two (SPT) coefficients

Indexed keywords

COMMUNICATION; INTEGRATED CIRCUIT LAYOUT; LEAST SQUARES APPROXIMATIONS; OPTIMIZATION; SIGNAL PROCESSING;

SIGNED POWER-OF-TWO COEFFICIENT; VARIABLE DIGITAL FILTER;

FIR FILTERS;

EID: 34250850760     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2007.897775     Document Type: Article

References (18)

1. X. Li, H. Zhao, M. Li, and J. Wu, "A design for variable fractional delay FIR filters," in Proc. Int. Conf. Commun., Circuits Syst., Jun. 2004, vol. 2, pp. 1131-1135.
2. H. Johansson and P. Lowenborg, "On the design of adjustable fractional delay FIR filters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 4, pp. 164-169, Apr. 2003.
3. T. B. Deng, "Discretization-free design of variable fractional-delay FIR digital filters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 48, no. 6, pp. 637-644, Jun. 2001.
4. T. I. Laakso, V. Valimaki, M. Karjalainen, and U. K. Laine, "Splitting the unit delay: Tools for fractional delay filter design," IEEE Signal Process. Mag., vol. 13, no. 1, pp. 30-60, Jan. 1996.
5. K. Khamei, A. Nabavi, and S. Hessabi, "Design of variable fractional delay FIR filters using genetic algorithm," in Proc. IEEE Int. Conf. Electron., Circuits Syst., Dec. 2003, vol. 1, pp. 48-51.
6. C. W. Farrow, "A continuously variable digital delay element," in Proc. IEEE Int. Symp. Circuits Syst., Jun. 1988, vol. 3, pp. 2641-2645.
7. C.-L. Chen and A. N. Willson, "A trellis search algorithm for the design of FIR filters with signed-powers-of-two coefficients," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 1, pp. 29-39, Jan. 1999.
8. H. H. Dam, S. Nordebo, K. L. Teo, and A. Cantoni, "FIR filter design over discrete coefficients and least-square error," Proc. IEE Vision, Image Signal Process., vol. 147, no. 6, pp. 543-548, Dec. 2000.
9. J.-J. Shyu and Y.-C. Lin, "A new approach to the design of discrete coefficient FIR digital filters," IEEE Trans. Acoust., Speech, Signal Process., vol. 43, no. 1, pp. 310-314, Jan. 1995.
10. W. R. Lee, L. Caccetta, K. L. Teo, and V. Rehbock, "A branch and bound based approach to digital filter design with power-of-two coefficients," in Proc. ICOTA, Dec. 2004, ISBN: 18768115, CDROM.
11. Y. C. Lim, "Design of discrete-coefficient-value linear phase FIR filters with optimum normalized peak ripple magnitude," IEEE Trans. Circuits Syst., vol. 37, no. 12, pp. 1480-1486, Dec. 1990.
12. C. K. S. Pun, Y. C. Wu, S. C. Chan, and K. L. Ho, "On the design and efficient implementation of the Farrow structure," IEEE Signal Process. Lett., vol. 10, no. 7, pp. 189-192, Jul. 2003.
13. C. K. S. Pun, S. C. Chan, K. S. Yeung, and K. L. Ho, "On the design and implementation of FIR and IIR digital filters with variable frequency charactericstics," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 11, pp. 689-703, Nov. 2002.
14. J. Y. Kaakinen and T. Saramaki, "Multiplier-free polynomial-based FIR filters with an adjustable fractional delay," in Proc. 9th Int. Conf. Syst., Sep. 2002, vol. 3, pp. 1167-1170.
15. D. Li, Y. C. Lim, Y. Lian, and J. Song, "A polynomial time algorithm for designing FIR filters with power-of-two coefficients," IEEE Trans. Signal Process., vol. 50, no. 8, pp. 1935-1941, Aug. 2002.
16. Optimisation, G. L. Nemhauser, A. H. G. R. Kan, and M. J. Todd, Eds. Amsterdam, The Netherlands: North-Holland, 1989.
17. H. H. Dam, A. Cantoni, K. L. Teo, and S. Nordholm, "Variable digital filter with least-square criterion and peak gain constraints," IEEE Trans. Circuits Syst. II, Express Briefs, vol. 54, no. 1, pp. 24-28, Jan. 2007.
18. A. G. Dempster and M. D. Macleod, "Use of minimum-adder multiplier blocks in FIR digital filters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 42, no. 9, pp. 569-577, Sep. 1995.