Stacked-chip implementation of on-chip buck converter for power-aware distributed power supply systems

2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006

Volumn , Issue , 2006, Pages 127-130

  Onizuka, Kohei ^a   Kawaguchi, Hiroshi ^a   Takamiya, Makoto ^a   Sakurai, Takayasu ^a  

^a INSTITUTE OF INDUSTRIAL SCIENCE   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC POWER SYSTEMS; OPTIMIZATION; SWITCHING FREQUENCY;

METAL BUMPS; ON-CHIP BUCK CONVERTER; POWER EFFICIENCY;

POWER CONVERTERS;

EID: 34250811491     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2006.357868     Document Type: Conference Paper

References (6)

1. P.Hazuoha, G.Schrom, Jae-Hong Hahn, B.Bloeohel, P.Haok, G.Dermer, S.Narendra, D.Gardner, T.Kamik, V.De and S.Borker, "A 233-MHz, 80%-87% Efficient Four-Phase DC-DC Converter Utilizing Air-Core Inductors on Package," IEEE JSSC, vol.40, no.4, pp.838-845, 2005.
2. S.Svedinpour, B.Bakkaloglu and S.Kiaei, "A Multi-Stage Interleaved Synchronous Buck Converter with Integrated Output Filter in a 0.18μm SiGe Process," IEEE ISSCC, pp.3 56-357, 2006.
3. G.Sohrom, P.Hazucha, F.Paillet, D.S.Gardner, S.T.Moon and T.Karnik, "Optimal Design of Monolithic Integrated DC-DC Converters," IEEE ICICDT, pp.65-67, 2006.
4. S.Mohan, Maria del Mar Hershenson, S. Boyd and T.Lee, "Simple Accurate Expressions for Planar Spriral Inductors," IEEE JSSC, vol.34, no.10, pp.1419-1424, 1999.
5. V.Kursun, S.Narendra, V.De and E.Friedman, "Analysis of Buck Converters for On-Chip Integration With a Dual Supply Voltage Microprocessor," IEEE Trans. On VLSI Sys., vol.11, no.3, 2003.
6. T.Ezaki, K.Kondo, H.Ozaki, N.Sasaki, H.Yonemura, M.Kitano, S.Tanaka and T.Hirayarna, "A 160Gb/s interface design configuration for multichip LSI," IEEE ISSCC, pp.140-141, 2004.