메뉴 건너뛰기




Volumn , Issue , 2005, Pages 301-304

An 865-μW H.264/AVC video decoder for mobile applications

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; FREQUENCY BANDS; LOGIC GATES; STATIC RANDOM ACCESS STORAGE;

EID: 34250741887     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2005.251725     Document Type: Conference Paper
Times cited : (26)

References (8)
  • 1
    • 15244340197 scopus 로고    scopus 로고
    • Analysis, Fast Algorithm, and VLSI Architecture Design for H.264/AVC Intra Frame Coder
    • March
    • Yu-Wen Huang, Bing-Yu Hsieh, Tung-Chien Chen and Liang-Gee Chen, "Analysis, Fast Algorithm, and VLSI Architecture Design for H.264/AVC Intra Frame Coder," IEEE Trans. on Circuits and Systems for Video Technology, March 2005, pp. 378401.
    • (2005) IEEE Trans. on Circuits and Systems for Video Technology , pp. 378401
    • Huang, Y.1    Hsieh, B.2    Chen, T.3    Chen, L.4
  • 2
    • 27144477126 scopus 로고    scopus 로고
    • A Platform-based MPEG-4 Advanced Video Coding (AVC) Decoder with Block Level Pipelining
    • Dec
    • Shih-Hao Wang et al., "A Platform-based MPEG-4 Advanced Video Coding (AVC) Decoder with Block Level Pipelining," in Proc. IEEE Int. Conf. on Joint Conference, Dec. 2003, pp. 15-18.
    • (2003) Proc. IEEE Int. Conf. on Joint Conference , pp. 15-18
    • Wang, S.1
  • 3
    • 0028757657 scopus 로고
    • A Video DSP with a Macroblock-Level- Pipeline and a SIMD Type Vector-Pipeline Architecture for MPEG-2 CODEC
    • Dec
    • Masaki Toyokura et al., "A Video DSP with a Macroblock-Level- Pipeline and a SIMD Type Vector-Pipeline Architecture for MPEG-2 CODEC," IEEE Journal of Solid-State Circuits, Dec. 1994, pp. 1474-1481.
    • (1994) IEEE Journal of Solid-State Circuits , pp. 1474-1481
    • Toyokura, M.1
  • 5
    • 0036224163 scopus 로고    scopus 로고
    • A 27MHz 11.1mW MPEG-4 Video Decoder LSI for mobile applications
    • Feb
    • Masahiro Ohashi et al., "A 27MHz 11.1mW MPEG-4 Video Decoder LSI for mobile applications," in ISSCC Dig. Tech. Papers, Feb. 2002. pp. 294-511.
    • (2002) ISSCC Dig. Tech. Papers , pp. 294-511
    • Ohashi, M.1
  • 6
    • 0036111662 scopus 로고    scopus 로고
    • A 0.8W HDTV Video Processor with Simultaneous Decoding of Two MPEG-2-MP@HL Streams and Capable of 30frames/s Reverse Playback
    • Feb
    • H. Yamauchi el al., "A 0.8W HDTV Video Processor with Simultaneous Decoding of Two MPEG-2-MP@HL Streams and Capable of 30frames/s Reverse Playback," in ISSCC Dig. Tech. Papers, Feb. 2002. pp. 372-474.
    • (2002) ISSCC Dig. Tech. Papers , pp. 372-474
    • Yamauchi, H.1    el al2
  • 7
    • 67649227511 scopus 로고    scopus 로고
    • A Memory-Efficient Deblocking Filter for H.264/AVC Video Coding
    • May
    • Tsu-Ming Liu, Wen-Ping Lee, Ting-An Lin and Chen-Yi Lee, "A Memory-Efficient Deblocking Filter for H.264/AVC Video Coding," IEEE Int. Symp. on Circuits and Systems, May 2005. pp. 2140-2143.
    • (2005) IEEE Int. Symp. on Circuits and Systems , pp. 2140-2143
    • Liu, T.1    Lee, W.2    Lin, T.3    Lee, C.4
  • 8
    • 34250739925 scopus 로고    scopus 로고
    • Micron Technology Inc. MT48LC2M32B2 64Mb SDRAM.[Online Available]:http://www.micron.com/products/dram/
    • Micron Technology Inc. MT48LC2M32B2 64Mb SDRAM.[Online Available]:http://www.micron.com/products/dram/


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.