A 90 dBΩ, 10 Gbps optical receiver in a 0.18 μm CMOS technology

2005 IEEE Asian Solid-State Circuits Conference, ASSCC 2005

Volumn , Issue , 2005, Pages 177-180

  Chen, Wei Zen ^a   Lin, Da Shin ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFIERS (ELECTRONIC); BANDWIDTH; BIT ERROR RATE; CMOS INTEGRATED CIRCUITS; ELECTRIC POTENTIAL; PHOTOCURRENTS;

DIFFERENTIAL VOLTAGE; OPTICAL RECEIVER;

SIGNAL RECEIVERS;

EID: 34250721045     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2005.251694     Document Type: Conference Paper

References (13)

1. Anders K. Petersen, et al, "Front-end CMOS chipset for 10 Gb/s communication," in 2002 IEEE RFIC Symposium Digest of Technical Papers, pp. 93-96, June, 2002.
2. Sherif Galal and Behzad Razavi, " 10 Gb/s limiting amplifier and laser/modulator driver in 0.18 μm CMOS technology, " in IEEE ISSCC Digest of Technical Papers, pp.188-189, Feb., 2003.
3. Behnam Analui and Ali Hajimiri, " Multi-pole bandwidth enhancement technique for transimpedance amplifiers," in Proceedings of 2002 European Solid-State Circuits Conference, pp. 303-306.
4. Eduard Sackinger abd Wilhelm C. Fischer, " A 3-GHz 32 dB CMOS limiting amplifier for SONET OC-48 receivers", in IEEE Journal of Solid-State Circuits, pp. 1884-1888, December 2000.
5. T BiCMOS process", in Proceedings of 2001 European Solid-State Circuits Conference, pp. 208-211, September, 2001.
6. Wei-Zen Chen and Chao-Hsin Lu, "A 2.5 Gbps optical receiver analog front-end," in Proceedings of IEEE 2002 Custom Integrated Circuits Conference, pp. 359-362.
7. Wei-Zen Chen, Ying-Lien Cheng, and Da-Shin Lin, "A 1.8V, 10Gbps fully integrated CMOS optical receiver analog front end", in Proceedings of 2004 European Solid-State Circuits Conference (04'ESSCIRC), pp. 263-266.
8. Wei-Zen Chen and Wen-Hui Chen, "Symmetric 3D passive components for RF ICs application," in 2003 IEEE RFIC Symposium Digest of Technical Papers, pp.599-602, June 2003. R.O.C and U.S. patent pending.
9. Chia-Hsin Wu, Chih-Chun Tang, and Shen-Iuan Liu, "Analysis of on-chip spiral inductors using the distributed capacitance model", in IEEE Journal of Solid-State Circuits, pp. 1040-1044, June 2003.
10. S.M. Park and H-J Yoo, "1.25 Gb/s regulated cascode CMOS transimpedance amplifier for gigabit ethernet applications," in IEEE Journal of Solid-State Circuits, pp. 112-121, Jan. 2004.
11. Behzad Razavi, "Design of integrated circuits for optical communications," McGraw Hill, 2003.
12. E.M. Cherry and D. E. Hooper, "The design of wide-band transistor feedback amplifier", in but. Elec. Eng. Proc., vol. 110, no. 2, pp. 375-389, Feb. 1963.
13. Sherif Galal and Behzad Razavi, "40 Gb/s amplifier and ESD protection circuit in 0.18 μm CMOS technology", 2004 ISSCC, pp. 480-481.