Efficient representation for formal verification of PLC programs

Proceedings - Eighth International Workshop on Discrete Event Systems, WODES 2006

Volumn , Issue , 2006, Pages 182-187

  Gourcuff, Vincent ^a   De Smet, Olivier ^a   Faure, Jean Marc ^a  

^a Ecole Normale Superieure de Cachan   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMBINATORIAL MATHEMATICS; COMPUTATIONAL EFFICIENCY; COMPUTER SOFTWARE; MATHEMATICAL MODELS; MODEL CHECKING;

STATE SPACE SIZE; VERIFICATION TIME;

PROGRAMMABLE LOGIC CONTROLLERS;

EID: 34250703873     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/WODES.2006.1678428     Document Type: Conference Paper

References (14)

1. I. Moon, "Modeling programmable logic controllers for logic verification," in Control Systems Magazine, IEEE. IEEE Comp. Soc. Press, 1994, pp. 53-59.
2. M. Rausch and B. Krogh, "Formal verification of PLC programs," in Proc. of American Control Conference, June 1998, pp. 234-238.
3. R. Huuck, B. Lukoschus, and N. Bauer, "A model-checking approach to safe SFCs," in Proc. of CESA 2003, July 2003.
4. B. Zoubek, "Automatic verification of temporal and timed properties of control programs," Ph.D. dissertation, University of Birmingham, 2004.
5. G. Frey and L. Litz, "Formal methods in PLC programming," in Proc. of the IEEE SMC 2000, October 2000, pp. 2431-2436.
6. O. de Smet and O. Rossi, "Verification of a controller for a flexible manufacturing line written in ladder diagram via model-checking," in American Control Conference. ACC'02, May 2002, pp. 4147-4152.
7. H. Bel Mokadem, B. Bérard, V. Gourcuff, J.-M. Roussel, and O. de Smet, "Verification of a timed multitask system with Uppaal," in Proc. of ETFA'05. Catania, Italy: IEEE Industrial Electronics Society, Sept. 2005, pp. 347-354.
8. F. Jiménez-Fraustro and É. Rutten, "A synchronous model of IEC 61131 PLC languages in SIGNAL." in ECRTS, 2001, pp. 135-142.
9. IEC Standard 61131-3 : Programmable controllers - Part 3, IEC (International Electrotechnical Commission), 1993.
10. K. L. McMillan, The SMV Language, Cadence Berkeley Labs, http://www-cad.eecs.berkeley.edu/~kenmcmil/language.ps.
11. J. Bengtsson, K. Larsen, F. Larsson, P. Pettersson, and W. Yi, "UP-PAAL - a tool suite for automatic verification of real-time systems," in Proc. Workshop Hybrid Systems III: Verification and Control, New Brunswick, NJ, USA, Oct. 1995, ser. Lecture Notes in Computer Science, vol. 1066. Springer, 1996, pp. 232-243.
12. M. R. Lucas and D. M. Tilbury, "A study of current logic design practices in the automotive manufacturing industry," Int. J. Hum.-Comput. Stud., vol. 59, no. 5, pp. 725-753, 2003.
13. A. Cimatti, E. Clarke, E. Giunchiglia, F. Giunchiglia, M. Pistore, M. Roveri, R. Sebastiani, and A. Tacchella, "NuSMV Version 2: An OpenSource Tool for Symbolic Model Checking," in Proc. International Conference on Computer-Aided Verification (CAV 2002), ser. LNCS, vol. 2004. Copenhagen, Denmark: Springer, July 2002.
14. O. Rossi, "Validation formelle de programmes ladder diagram pour automates programmables industriels (formal verification of PLC program written in ladder diagram)," Ph.D. dissertation, ENS de Cachan, 2003.