A 2.4 GHz low power wireless transceiver analog front-end for endoscopy capsule system

Analog Integrated Circuits and Signal Processing

Volumn 51, Issue 2, 2007, Pages 59-71

  Chi, Baoyong ^a   Yao, Jinke ^a   Han, Shuguang ^a   Xie, Xiang ^a   Li, Guolin ^a   Wang, Zhihua ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

AGC; ASK demodulator; ASK modulator; CMOS; Endoscopy capsule system; Low power; RF; Wireless transceiver

Indexed keywords

ANALOG TO DIGITAL CONVERSION; BANDPASS FILTERS; CMOS INTEGRATED CIRCUITS; DEMODULATORS; ENDOSCOPY; LOGIC DESIGN; LOW NOISE AMPLIFIERS;

AMPLITUDE CONTROL CIRCUITS; ENDOSCOPY CAPSULE SYSTEMS; LOW POWER WIRELESS TRANSCEIVERS;

TRANSCEIVERS;

EID: 34250309494     PISSN: 09251030     EISSN: 15731979     Source Type: Journal    
DOI: 10.1007/s10470-007-9036-x     Document Type: Article

References (14)

1. Gavriel, I., Gavriel, M., Arkady, G., et al, (2000), Wireless capsule endoscopy. Nature, 405, 417-418
2. Park, H. J., Nam, H. W., Song, B. S., et al. (2002) Design of bidirectional and multi-channel miniaturized telemetry module for wireless endoscopy. Microtechnologies in medicine & biology 2nd annual international IEEE-EMB special topic conference, Madison, Wisconsin, USA, 273-276
3. Wang, Z., Xie, X., & Zhang, C. (2003). Bi-directional digital wireless endoscopy system. Chinese patent number: 03109810x, 04, 01
4. Uyttenhove, K., Vandenbussche, J., Lauwers, E., Gielen, G. G. E., & Steyaert, M. S. J. (2003). Design techniques and implementation of an 8-bit 200-MS/s interpolating/averaging CMOS A/D converter. IEEE Journal of Solid-State Circuits, 38(3), 483-494
5. Chi, B., Zhu, X., Huang, S., & Wang, Z. (2005). 1 GHz monolithic fractional-N frequency synthesizer with a 3-b third-order delta-sigma modulator, Acta Electronica Sinica, 33(8), 1492-1496
6. Chi, B., Shi, B., & Wang, Z. (2004). CMOS implementation of RF PLL frequency synthesizer. Acta Electronica Sinica, 32(11), 1761-1765
7. Chi, B., Zhu, X., Huang, S., & Wang, Z. (2004). 1 GHz monolithic high spectrum purity fractional-N frequency synthesizer with a 3-b third-order delta-sigma modulator, 7th International Conference on Solid-State and Integrated Circuits Technology, Beijing, China, 2, 1504-1507
8. Kim, J. (2001). CMOS transceiver design for short range wireless telemetry, Ph.D thesis. The University of Minnesota
9. Gilbert, B. (1968). A precision four-quadrant multiplier with sub-nanosecond response. IEEE Journal Solid-State Circuits, SC-3, 365-373
10. Huang, P., Chiou, L., & Wang, C. (1998). A 3.3V CMOS wideband exponential control variable gain amplifier. IEEE International Symposium on Circuits and Systems, Monterey, CA, USA, 285-288
11. Palmisano, G., & Salerno, R. (1998). A replica biasing for constant-gain CMOS open-loop amplifiers. IEEE International Symposium on Circuits and Systems, Monterey, CA, USA, 363-366
12. Kruiskamp, M. W., & Leenaerts, D. M. W. (1994). A CMOS peak detect sample and hold circuit. IEEE Transactions on Nuclear Science, 41(1), 295-298
13. Harjani, R., Birkenes, O., & Kim, J. (2000). An IF stage design for an ASK-based wireless telemetry system. IEEE International Symposium on Circuits and Systems, Geneva, Switzerland, 52-55
14. Gray, P. R., Hurst, P. J., Lewis, S. H., et al. (2001). Analysis and design of analog integrated circuits. John Wiley & Sons, Inc