Systematic software-based self-test for pipelined processors

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 393-398

  Psarakis, Mihalis ^a   Gizopoulos, Dimitris ^a   Hatzimihail, Miltiadis ^a   Paschalis, Antonis ^b   Raghunathan, Anand ^c   Ravi, Srivaths ^c  

^a UNIVERSITY OF PIRAEUS   (Greece)

^b UNIVERSITY OF ATHENS   (Greece)

^c NEC LABORATORIES AMERICA   (United States)

Author keywords

Functional testing; Processor testing; Software based self test

Indexed keywords

LOGIC DESIGN; MICROPROCESSOR CHIPS; PIPELINE PROCESSING SYSTEMS; SOFTWARE ENGINEERING; SUPERVISORY AND EXECUTIVE PROGRAMS;

FUNCTIONAL TESTING; PIPELINE LOGIC; PROCESSOR TESTING; SOFTWARE-BASED SELF-TEST (SBST); SYSTEMS-ON-CHIP (SOC);

INTEGRATED CIRCUIT TESTING;

EID: 34249786960     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1147014     Document Type: Conference Paper

References (16)

1. G.Hetherington, T.Fryars, N.Tamarapalli, M.Kassab, A.Hassan, J.Rajski, "Logic BIST for Large Industrial Designs: Real Issues and Case Studies", IEEE Intl. Test Conf., pp. 358 - 367, 1999.
2. J.Shen, J.Abraham, "Native Mode Functional Test Generation for Microprocessors with Applications to Self-Test and Design Validation", IEEE Intl. Test Conf., pp. 990 - 999, 1998.
3. K.Batcher, C.Papachnstou, "Instruction randomization self test for processor cores", IEEE VLSI Test Symp., pp. 34 - 40, 1999.
4. P.Parvathala, K.Maneparambil, W.Lindsay,"FRITS-A Microprocessor Functional BIST Method", IEEE Intl. Test Conf, pp. 590 - 598, 2002.
5. F.Corno, M.Sonza Reorda, G.Squillero, M.Violante, "On the Test of Microprocessor IP Cores", Design Automation & Test in Europe, pp.209-213, 2001.
6. L.Chen, S.Dey, "Software-Based Self-Testing Methodology for Processor Cores", IEEE Transactions on CAD, vo.20, no.3, pp. 369-380, March 2001.
7. L.Chen, S.Ravi, A.Raghunathan, S.Dey, "A Scalable Software-Based Self-Test Methodology for Programmable Processors", Design Automation Conference, pp. 548 - 553, 2003.
8. N.Kranitis, A.Paschalis, D.Gizopoulos, G.Xenoulis, "Software-based self-testing of embedded processors", IEEE Transactions on Computers, Volume 54, Issue 4, pp. 461 - 475, April 2005.
9. C.Wen, L.-C.Wang, K.-T.Cheng, W.-T.Liu, and C.-C.Chen, "On a software-based self-test methodology and its application," IEEE VLSI Test Symp., pp. 107-113, 2005.
10. S.Gurumurthy, S.Vasudevan and J.Abraham, "Automated Mapping of Pre-Computed Module-Level Test Sequences to Processor Instructions", IEEE Intl. Test Conf, 2005.
11. V.Singh, M.Inoue, K.K.Saluja, and H.Fujiwara, "Instruction-based delay fault self-testing of pipelined processor cores," IEEE Intl. Symp. on Circuits and Systems, pp. 5686 - 5689, 2005.
12. M.Hatzimihail, M.Psarakis, G.Xenoulis, D.Gizopoulos, APaschalis, "Software-Based Self-Test for Pipelined Processors: A Case Study", IEEE Intl. Symp. on Defect and Fault Tolerance in VLSI Systems, pp. 535-543, 2005.
13. D.Gizopoulos, A.Pasehalis, Y.Zorian, Embedded Processor-Based Self-Test, Kluwer Academic Publishers, 2004.
14. miniMIPS CPU www.opencores.org/projects/minimips
15. OpenRISC1200 www.opencores.org/projects/web/orlk/openrisc_1200
16. D.A.Patterson, J.L.Hennessy, Computer Organization and Design, The Hardware/Software Interface, 3rd Edition, Elsevier, 2005.