Predicting locality phases for dynamic memory optimization

Journal of Parallel and Distributed Computing

Volumn 67, Issue 7, 2007, Pages 783-796

  Shen, Xipeng ^a   Zhong, Yutao ^b   Ding, Chen ^c  

^a The College of William and Mary   (United States)

^b George Mason University   (United States)

^c University of Rochester   (United States)

Author keywords

Dynamic optimization; Locality analysis and optimization; Phase hierarchy; Program phase prediction; Reconfigurable architecture

Indexed keywords

CACHE MEMORY; DYNAMIC PROGRAMMING; HIERARCHICAL SYSTEMS; OPTIMIZATION; SIGNAL PROCESSING;

FOUR COMPONENT ANALYSIS; LOCALITY ANALYSIS; PHASE DETECTION; PHASE HIERARCHY; PROGRAM PHASE PREDICTION; RECONFIGURABLE ARCHITECTURE;

STORAGE ALLOCATION (COMPUTER);

EID: 34249677927     PISSN: 07437315     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.jpdc.2007.01.010     Document Type: Article

References (50)

1. Allen F., and Cocke J. A program data flow analysis procedure. Commun. ACM 19 (1976) 137-147
2. Allen R., and Kennedy K. Optimizing Compilers for Modern Architectures: A Dependence-Based Approach (2001), Morgan Kaufmann, Los Altos, CA
3. Balasubramonian R., Albonesi D., Buyuktosunoglu A., and Dwarkadas S. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures. Proceedings of the 33rd International Symposium on Microarchitecture. Monterey, California (December 2000)
4. Batson A.P., and Madison A.W. Measurements of major locality phases in symbolic reference strings. Proceedings of the ACM SIGMETRICS Conference on Measurement & Modeling Computer Systems. Cambridge, MA (March 1976)
5. Beyls K., and D'Hollander E.H. Generating cache hints for improved program efficiency. Journal of Systems Architecture 51 4 (2005) 223-250
6. R.B. Bunt, J.M. Murphy, S. Majumdar, A measure of program locality and its application, in: Proceedings of the Joint International Conference on Measurement and Modeling of Computer Systems, 1984.
7. Cascaval C., Duesterwald E., Sweeney P.F., and Wisniewski R.W. Multiple page size modeling and optimization. Proceedings of International Conference on Parallel Architectures and Compilation Techniques. St. Louis, MO (2005)
8. Cascaval C., and Padua D.A. Estimating cache misses and locality using stack distances. Proceedings of International Conference on Supercomputing. San Francisco, CA (June 2003)
9. Chilimbi T.M. Efficient representations and abstractions for quantifying and exploiting data reference locality. Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation. Snowbird, Utah (June 2001)
10. C. Cho, T. Li, Complexity-based program phase analysis and classification, in: Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, 2006.
11. Cooper K., and Torczon L. Engineering a Compiler (2003), Morgan Kaufmann, Los Altos, CA
12. Darema F., Pfister G.F., and So K. Memory access patterns of parallel scientific programs. Proceedings of the ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems (May 1987)
13. Das R., Uysal M., Saltz J., and Hwang Y.-S. Communication optimizations for irregular scientific computations on distributed memory architectures. J. Parallel Distrib. Comput. 22 3 (1994) 462-479
14. Daubechies I. Ten Lectures on Wavelets (1992), Capital City Press, Montpelier, Vermont
15. Dhodapkar A.S., and Smith J.E. Managing multi-configuration hardware via dynamic working-set analysis. Proceedings of International Symposium on Computer Architecture. Anchorage, Alaska (June 2002)
16. Ding C., and Kennedy K. Improving cache performance in dynamic applications through data and computation reorganization at run time. Proceedings of the SIGPLAN '99 Conference on Programming Language Design and Implementation. Atlanta, GA (May 1999)
17. Ding C., and Zhong Y. Predicting whole-program locality with reuse distance analysis. Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation. San Diego, CA, June (2003)
18. Fang C., Carr S., Onder S., and Wang Z. Instruction based memory distance analysis and its application to optimization. Proceedings of International Conference on Parallel Architectures and Compilation Techniques. St. Louis, MO (2005)
19. A. Georges, D. Buytaert, L. Eeckhout, K. De Bosschere, Method-level phase behavior in Java workloads, in: Proceedings of ACM SIGPLAN Conference on Object-Oriented Programming Systems, Languages and Applications, October 2004.
20. H. Han, C.W. Tseng, Improving locality for adaptive irregular scientific codes, in: Proceedings of Workshop on Languages and Compilers for High-Performance Computing (LCPC'00), White Plains, NY, August 2000.
21. H. Han, C.W. Tseng, Locality optimizations for adaptive irregular scientific codes, Technical Report, Department of Computer Science, University of Maryland, College Park, 2000.
22. M.D. Hill, Aspects of cache memory and instruction buffer performance, Ph.D. thesis, University of California, Berkeley, November 1987.
23. Hopcroft J.E., and Ullman J.D. Introduction to Automata Theory, Languages, and Computation (1979), Addison-Wesley, Reading, MA
24. Hsu C.-H., and Kremer U. The design, implementation and evaluation of a compiler algorithm for CPU energy reduction. Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation. San Diego, CA (June 2003)
25. Huang M., Renau J., and Torrellas J. Positional adaptation of processors. application to energy reduction. Proceedings of the International Symposium on Computer Architecture. San Diego, CA (June 2003)
26. T. Huffmire, T. Sherwood, Wavelet-based phase classification, in: Proceedings of the International Conference on Parallel Architecture and Compilation Techniques, 2006.
27. R. Joseph, Z. Hu, M. Martonosi, Wavelet analysis for microprocessor design: experiences with wavelet-based di/dt characterization, in: Proceedings of International Symposium on High Performance Computer Architecture, February 2004.
28. Larus J.R. Whole program paths. Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation. Atlanta, Georgia (May 1999)
29. J. Lau, E. Perelman, B. Calder, Selecting software phase markers with code structure analysis, in: Proceedings of International Symposium on Code Generation and Optimization, March 2006.
30. W. Liu, M. Huang, Expert: expedited simulation exploiting program behavior repetition, in: Proceedings of International Conference on Supercomputing, June 2004.
31. Magklis G., Scott M.L., Semeraro G., Albonesi D.H., and Dropsho S. Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor. Proceedings of the International Symposium on Computer Architecture. San Diego, CA (June 2003)
32. Marin G., and Mellor-Crummey J. Cross architecture performance predictions for scientific applications using parameterized models. Proceedings of Joint International Conference on Measurement and Modeling of Computer Systems. New York City, NY (June 2004)
33. Mattson R.L., Gecsei J., Slutz D., and Traiger I.L. Evaluation techniques for storage hierarchies. IBM System J. 9 2 (1970) 78-117
34. Mellor-Crummey J., Whalley D., and Kennedy K. Improving memory hierarchy performance for irregular applications. Internat. J. Parallel Programming 29 3 (2001)
35. Nevill-Manning C.G., and Witten I.H. Identifying hierarchical structure in sequences: a linear-time algorithm. Journal of Artificial Intelligence Research 7 (1997) 67-82
36. Rauchwerger L., and Padua D. The LRPD test. speculative run-time parallelization of loops with privatization and reduction parallelization. Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation. La Jolla, CA (June 1995)
37. X. Shen, C. Ding, S. Dwarkadas, M.L. Scott, Characterizing phases in service-oriented applications, Technical Report TR 848, Department of Computer Science, University of Rochester, November 2004.
38. Shen X., Zhong Y., and Ding C. Regression-based multi-model prediction of data reuse signature. Proceedings of the 4th Annual Symposium of the Las Alamos Computer Science Institute. Sante Fe, New Mexico (November 2003)
39. Shen X., Zhong Y., and Ding C. Locality phase prediction. Proceedings of the Eleventh International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS XI). Boston, MA (2004)
40. Sherwood T., Perelman E., and Calder B. Basic block distribution analysis to find periodic behavior and simulation points in applications. Proceedings of International Conference on Parallel Architectures and Compilation Techniques. Barcelona, Spain (September 2001)
41. Sherwood T., Sair S., and Calder B. Phase tracking and prediction. Proceedings of International Symposium on Computer Architecture. San Diego, CA (June 2003)
42. Srivastava A., and Eustace A. ATOM. a system for building customized program analysis tools. Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation. Orlando, Florida (June 1994)
43. Strout M.M., Carter L., and Ferrante J. Compile-time composition of run-time data and iteration reorderings. Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation. San Diego, CA (June 2003)
44. Strout M.M., and Hovland P. Metrics and models for reordering transformations. Proceedings of the Second ACM SIGPLAN Workshop on Memory System Performance. Washington, DC (June 2004)
45. Sugumar R.A., and Abraham S.G. Efficient simulation of caches under optimal replacement with applications to miss characterization. Proceedings of the ACM SIGMETRICS Conference on Measurement & Modeling Computer Systems. Santa Clara, CA (May 1993)
46. L. Zhang, Efficient remapping mechanism for an adaptive memory system, Ph.D. Thesis, Department of Computer Science, University of Utah, August 2000.
47. Zhang L., Fang Z., Parker M., Mathew B.K., Schaelicke L., Carter J.B., Hsieh W.C., and McKee S.A. The impulse memory controller. IEEE Transactions on Comput. 50 11 (2001)
48. Zhong Y., Dropsho S.G., and Ding C. Miss rate prediction across all program inputs. Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques. New Orleans, LA (September 2003)
49. Y. Zhong, M. Orlovich, X. Shen, C. Ding, Array regrouping and structure splitting using whole-program reference affinity, in: Proceedings of ACM SIGPLAN Conference on Programming Language Design and Implementation, June 2004.
50. Zhu C.Q., and Yew P.C. A scheme to enforce data dependence on large multiprocessor systems. IEEE Trans. Software Eng. 13 6 (1987)