Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Packet Transform

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 54, Issue 5, 2007, Pages 422-426

  Wang, Chao ^a   Gan, Woon Seng ^a  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

Author keywords

Discrete wavelet packet transform (DWPT); lifting scheme; pipeline architecture; very large scale integration (VLSI)

Indexed keywords

COMPUTER ARCHITECTURE; DATA STORAGE EQUIPMENT; DISCRETE WAVELET TRANSFORMS; PIPELINE PROCESSING SYSTEMS;

DISCRETE WAVELET PACKET TRANSFORM; LIFTING SCHEME;

VLSI CIRCUITS;

EID: 34248651312     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2007.892410     Document Type: Article

References (17)

1. S. Mallat, A Wavelet Tour of Signal Processing. New York: Academic, 1998.
2. R. R. Coifmen and M. V. Vickerhauser, “Entropy-based algorithms for best basis selection,” IEEE Trans. Inf. Theory, vol. 38, no. 3, pp. 713–718, Mar. 1992.
3. Z. Xiong, K. Ramchandran, and M. T. Orchad, “Wavelet packet image coding using space-frequency quantization,” IEEE Trans. Image Processing, vol. 7, pp. 160–174, 1998.
4. D. Sinha and A. H. Tewfik, “Low bit rate transparent audio compression using adapted wavelets,” IEEE Trans. Signal Process., vol. 41, no. 12, pp. 3463–3479, Dec. 1993.
5. B. Carnero and A. Drygajlo, “Perceptual speech coding and enhancement using frame-synchronized fast wavelet packet transform algorithms,” IEEE Trans. Signal Process., vol. 47, no. 6, pp. 1622–1635, Jun. 1999.
6. O. Farooq and S. Datta, “Mel filter-like admissible wavelet packet structure for speech recognition,” IEEE Signal Process. Lett., vol. 8, no. 7, pp. 196–198, Jul. 2001.
7. X. Wu, Y. Li, and H. Chen, “Programmable wavelet packet transform processor,” IEE Electronics Letters, vol. 35, no. 6, pp. 449–450, 1999.
8. M. A. Trenas, J. Lopez, M. Sanchez, F. Arguello, and E. L. Zapata, “Architecture for wavelet packet transform with best tree searching,” in Proc. IEEE Int. Conf. on Application-Specific Systems, Architectures and Processors, 2000, pp. 289–298.
9. M. A. Trenas, J. Lopez, and E. L. Zapata, “A configurable architecture for wavelet packet transform,” J. VLSI Signal Process., vol. 32, pp. 255–273, 2002.
10. F. Arguello, J. Lopez, M. A. Trenas, and E. L. Zapata, “Architecture for wavelet packet transform based on lifting steps,” J. Parallel Comput., vol. 28, no. 7–8, pp. 1023–1037, 2002.
11. S. M. Aroutchelvame and K. Raahemifar, “Architecture of wavelet packet transform for 1-D signal,” in Proc. 2005 IEEE Canadian Conf. on Elect. and Comput. Eng., May 2005, pp. 1304–1307.
12. G. Paya, M. M. Peiro, F. Ballester, V. Herrero, and F. Mora, “Lifting folded pipelined discrete wavelet packet transform architecture,” in Proc. SPIE, 2003, vol. 5117, pp. 321–328.
13. L. R. Rabiner and B. Gold, Theory and Application of Digital Signal Processing. Englewood Cliffs, NJ: Prentice-Hall, 1975, pp. 600–614.
14. W. Sweldens, “The lifting scheme: A custom-design construction of biorthogonal wavelets,” Applied Comput. Harmon. Anal., vol. 3, no. 15, pp. 186–200, 1996.
15. I. Daubechies and W. Sweldens, “Factoring wavelet transforms into lifting steps,” J. Fourier Anal. Appl., vol. 4, pp. 247–269, 1998.
16. H. Liao, M. Kr. Mandal, and B. F. Cockburn, “Efficient architecture for 1-D and 2-D lifting-based wavelet transforms,” IEEE Trans. Signal Process., vol. 52, no. 5, pp. 1315–1326, May 2004.
17. C.-T. Huang, P.-C. Tseng, and L.-G. Chen, “Flipping structure: An efficient VLSI architecture for lifting-based discrete wavelet transform,” IEEE Trans. Signal Process., vol. 52, no. 4, pp. 1080–1089, Apr. 2004.