Decomposing memory performance: Data structures and phases

International Symposium on Memory Management, ISMM

Volumn 2006, Issue , 2006, Pages 95-103

  Agaram, Kartik K ^a   Keckler, Stephen W ^a   Lin, Calvin ^a   McKinley, Kathryn S ^a  

^a University of Texas at Austin   (United States)

Author keywords

CPU2000; Data structure; DTrack; Phase; Simulation; SPEC

Indexed keywords

MEMORY HIERARCHIES; MEMORY INTENSIVE DATA STRUCTURES; PROGRAM PHASES;

BENCHMARKING; CHAOTIC SYSTEMS; COMPUTER SIMULATION; DATA STRUCTURES; HIERARCHICAL SYSTEMS;

STORAGE ALLOCATION (COMPUTER);

EID: 34247281549     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1133956.1133970     Document Type: Conference Paper

References (25)

1. S. G. Abraham, R. A. Sugumar, D. Windheiser, B. R. Rau, and R. Gupta. Predictability of load/store instruction latencies. In Proceedings of the 28th International Symposium on Microarchitecture, Austin, TX, Dec. 1993.
2. M. Annavaram, R. Rakvic, M. Polito, J.-Y. Bouguet, R. Hankins, and B. Davies. The fuzzy correlation between code and performance predictability. In Proceedings of the 37th Annual International Symposium on Microarchitecture, pages 93-104, 2004.
3. D. Burger and T. M. Austin. The simplescalar tool set version 2.0. Technical Report 1342, Department of Computer Sciences, University of Wisconsin-Madison, June 1997.
4. T. M. Chilimbi and M. Hirzel. Dynamic hot data stream prefetching for general-purpose programs. In Proceeding of the ACM SIGPLAN 2002 Conference on Programming language design and implementation, 2002.
5. R. Cooksey, S. Jourdan, and D. Grunwald. A stateless, content-directed data prefetching mechanism. In ASPLOS-X: Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, pages 279-290, New York, NY, USA, 2002. ACM Press.
6. R. Desikan, D. Burger, and S. W. Keckler. Measuring experimental error in microprocessor simulation. In Proceedings of the 28th Annual International Symposium on Computer Architecture, pages 266-277, July 2001.
7. S. Z. Guyer, D. A. Jiménez, and C. Lin. The C-Breeze compiler infrastructure. Technical Report TR 01-43, Dept. of Computer Sciences, University of Texas at Austin, November 2001.
8. I. J. Haikala and P. H. Kutvonen. Split cache organizations. In Performance '84: Proceedings of the Tenth International Symposium on Computer Performance Modelling, Measurement and Evaluation, pages 459-472. North-Holland, 1985.
9. M. D. Hill. A case for direct-mapped caches. IEEE Computer, 21(12):25-40, Dec. 1988.
10. J. Lau, J. Sampson, E. Perelman, G. Hamerly, and B. Calder. The strong correlation between code signatures and performance. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, March 2005.
11. J. Lau, S. Schoenmackers, and B. Calder. Structures for phase classification. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, March 2004.
12. A. R. Lebeck and D. A. Wood. Cache profiling and the SPEC benchmarks: A case study. IEEE Computer, pages 15-26, Oct. 1994.
13. M. Martonosi, A. Gupta, and T. E. Anderson. MemSpy: Analyzing memory system bottlenecks in programs. In Proceedings of the ACM SIGMETRICS Conference on Measurement & Modeling Computer Systems, pages 1-12, Newport, RI, June 1992.
14. K. S. McKinley and O. Temam. A quantitative analysis of loop nest locality. In Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems, pages 94-104, Cambridge, MA, Oct. 1996.
15. P. Nagpurkar, M. Hind, C. Krintz, P. Sweeney, and V. Rajan. Online phase detection algorithms. In Proceedings of the 4th annual international symposium on code generation and optimization, March 2006.
16. A. Roth and G. Sohi. Effective jump-pointer prefetching for linked data structures. In Proceedings of the 26th International Symposium on Computer Architecture, Atlanta, GA, May 1999.
17. S. Rubin, R. Bodik, and T. M. Chilimbi. An efficient profile-analysis framework for data-layout optimizations. In Proceedings of the 29th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, 2002.
18. M. L. Seidl and B. G. Zorn. Segregating heap objects by reference behavior and lifetime. In Proceedings of the Eighth International Conference on Architectural Support for Programming Languages and Operating Systems, pages 12-23, San Jose, CA, Oct. 1998.
19. T. Sherwood, E. Perelman, and B. Calder. Basic block distribution analysis to find periodic behavior and simulation points in applications. In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, pages 3-14, September 2001.
20. T. Sherwood, E. Perelman, G. Hamerly, and B. Calder. Automatically characterizing large scale program behavior. In International Conference on Architectural Support for Programming Languages and Operating Systems, pages 45-57, Oct. 2002.
21. T. Sherwood, S. Sair, and B. Calder. Phase tracking and prediction. In Proceedings of the 30th International Symposium of Computer Architecture, pages 336-347, June 2003.
22. A. J. Smith. Second bibliography on cache memories. Computer Architecture News, 19(4): 154-182, June 1991.
23. J. E. Smith and A. R. Pleszkun. Implementing precise interrupts in pipelined processors. IEEE Trans. Comput., 37(5):562-573, 1988.
24. S. Srinivasan, R. Ju, A. R. Lebeck, and C. Wilkerson. Locality vs. criticality. In Proceedings of the 28th International Symposium on Computer Architecture, pages 132-144, June 2001.
25. E. van der Deijl, G. Kanbier, O. Temam, and E. Granston. A cache visualization tool. IEEE Computer, pages 71-78, July 1997.