Power efficiency for variation-tolerant multicore processors

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2006, Issue , 2006, Pages 304-309

  Donald, James ^a   Martonosi, Margaret ^a  

^a Princeton University   (United States)

Author keywords

Multicore; Parallel applications; Power; Variation

Indexed keywords

MULTICORE; MULTICORE PROCESSOR DESIGN; PARALLEL APPLICATIONS;

COMPUTER PROGRAMMING; ENERGY EFFICIENCY; LEAKAGE CURRENTS; RELIABILITY;

MICROPROCESSOR CHIPS;

EID: 34247281020     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1165573.1165645     Document Type: Conference Paper

References (36)

1. A. Agarwal et al. A Process-Tolerant Cache Architecture for Improved Yield in Nanoscale Technologies. IEEE Transactions on VLSI Systems, 13(1), Jan. 2005.
2. amber (1) manual page. BSD General Commands Manual, Dec. 2005.
3. M. Annavaram, E. Grochowski, and J. Shen. Mitigating Amdahl's Law Through EPI Throttling. In ISCA '05: Proc. of the 32nd Intl. Symp. on Computer Architecture, June 2005.
4. S. Borkar et al. Parameter Variations and Impact on Circuits and Microarchitecture. In DAC '03: Proc. of the 40th Design Automation Conf., June 2003.
5. D. Brooks et al. Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors. IEEE Micro, 20(6):26-44, Nov/Dec. 2000.
6. S. Chandra et al. Considering Process Variations During System-Level Power Analysis. In ISLPED: Proc. of the Intl. Symp. on Low Power Electronics and Design, Oct. 2006.
7. J. Donald and M. Martonosi. Temperature-Aware Design Issues for SMT and CMP Architectures. In WCED-5: Proc. of the 5th Wkshp. on Complexity-Effective Design, June 2004.
8. M. Ekman and P. Stenstrom. Performance and Power Impact of Issue-width in Chip Multiprocessor Cores. In ICPP '03: Proc. of the 32nd Intl. Conf. on Parallel Processing, Oct. 2003.
9. D. Ernst et al. Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation. In MICRO-36: Proc. of the Intl. Symp. on Microarchitecture, Dec. 2003.
10. S. Ghiasi and D. Grunwald. Design Choices for Thermal Control in Dual-Core Processors. In WCED-5: Proc. of the 5th Wkshp. on Complexity-Effective Design, June 2004.
11. J. L. Gustafson. Reevaluating Amdahl's Law. Communications of the ACM, 31(5):532-533, May 1988.
12. J. L. Henning. SPEC CPU2000: Measuring CPU Performance in the New Millennium. IEEE Computer, 33(7):28-35, July 2000.
13. W. Huang et al. Compact Thermal Modeling for Temperature-Aware Design. In DAC-41: Proc. of 41st Design Automation Conf., June 2004.
14. E. Humenay et al. Impact of Parameter Variations on Multicore Architectures. In ASGI: Proc. of the First Wkshp. on Architectural Support for Gigascale Integration, June 2006.
15. I. Kadayif, M. Kandemir, and U. Sezer. An Integer Linear Programming Based Approach for Parallelizing Applications in On-Chip Multiprocessors. In DAC '02: Proc. of the 39th Design Automation Conf., June 2002.
16. S. Kaxiras et al. Comparing Power Consumption of an SMT and a CMP DSP for Mobile Phone Workloads. In CASES '01: Proc. of the 2001 Intl. Conf. on Compilers. Architecture, and Synthesis for Embedded Systems, Nov. 2001.
17. R. Kumar et al. Processor Power Reduction via Single-ISA Heterogeneous Multicore Architectures. Computer Architecture Letters, Apr. 2003.
18. J. Laudon. Performance/Watt: The New Server Focus. In dasCMP '05: Proc. of the Wkshp. on Design, Analysis, and Simulation of Chip Multiprocessors, Nov. 2005.
19. J. Li and J. F. Martínez. Power-performance implications of thread-level parallelism on chip multiprocessors. In ISPASS: Proc. of the 2005 Intl. Symp. on Performance Analysis of Systems and Software, Mar. 2005.
20. J. Li and J. F. Martínez. Dynamic Power-Performance Adaptation of Parallel Computation on Chip Multiprocessors. In HPCA '06: Proc. of the 12th Intl. Symp. on High-Performance Computer Architecture, Feb. 2006.
21. Y. Li et al. Performance, Energy, and Thermal Considerations for SMT and CMP Architectures. In HPCA '05: Proc. of the 11th Intl. Symp. on High-Performance Computer Architecture, Feb. 2005.
22. Y. Li et al. CMP Design Space Exploration Subject to Physical Constraints. In HPCA '06: Proc. of the 13th Intl. Symp. on High-Performance Computer Architecture, Feb. 2006.
23. X. Liang and D. Brooks. Latency Adaptation of Multiported Register Files to Mitigate Variations. In ASGI: Proc. of the First Wkshp. on Architectural Support for Gigascale Integration, June 2006.
24. Massively Parallel Technologies. http://www.massivelyparallel.com/, 2006.
25. K. Meng and R. Joseph. Process Variation Aware Cache Leakage Management. In ISLPED: Proc. of the Intl. Symp. on Low Power Electronics and Design, Oct. 2006.
26. M. Moudgill, J.-D. Wellman, and J. H. Moreno. Environment for PowerPC Microarchitecture Exploration. IEEE Micro, 19(3):15-25, May/June 1999.
27. S. Naffziger. Dynamically Optimized Power Efficiency with Foxton Technology. In Proc. of Hot Chips 17, Aug. 2005.
28. M. Papamarcos and J. H. Patel. A Low-Overhead Coherence Solution for Multiprocessors with Private Cache Memories. In ISCA '84: Proc. of the 11th Intl. Symp. on Computer Architecture, June 1984.
29. M. D. Powell, M. Gomaa, and T. N. Vijaykumar. Heat-and-Run: Leveraging SMT a,nd CMP to Manage Power Density Through the Operating System. In ASPLOS-XI: Proc. of the 11th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, 2004.
30. T. Sherwood et al. Automatically Characterizing Large Scale Program Behavior. In ASPLOS-X: Proc. of the 10th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, Oct. 2002.
31. Y. Shi. Reevaluating Amdahl's Law and Gustafson's Law. Computer Sciences Department, Temple University (MS:38-24), Oct. 1996.
32. K. Skadron et al. Temperature-Aware Microarchitecture. In ISCA '03: Proc. of the 30th Intl. Symp. on Computer Architecture, Apr. 2003.
33. A. Snavely and D. Tullsen. Symbiotic Jobscheduling for a Simultaneous Multithreading Architecture. In ASPLOS IX: Proc. of the 8th Intl. Conf. on Architectural Support for Programming Languages and Operating Systems, Nov. 2000.
34. J. Tschanz et al. Effectiveness of Adaptive Supply Voltage and Body Bias for Reducing Impact of Parameter Variations in Low Power and High Performance Microprocessors. IEEE Journal of Solid-State Circuits, 38(5), May 2003.
35. X. Vera, O. Unsal, and A. Gonzalez. X-Pipe: An Adaptive Reslient Microarchitecture for Parameter Variations. In ASGI: Proc. of the First Wkshp. on Architectural Support for Gigascale Integration, June 2006.
36. S. C. Woo et al. The SPLASH-2 Programs: Characterization and Methodological Considerations. In ISCA '95: Proc. of the 22nd Intl. Symp. on Computer Architecture, June 1995.