Efficient simulation of critical synchronous dataflow graphs

Proceedings - Design Automation Conference

Volumn , Issue , 2006, Pages 893-898

  Hsu, Chia Jui ^a   Ramasubbu, Suren ^b   Ko, Ming Yung ^a   Pino, José Luis ^b   Bhattacharyya, Shuvra S ^a  

^a UNIVERSITY OF MARYLAND   (United States)

^b AGILENT TECHNOLOGIES   (United States)

Author keywords

Scheduling; Simulation; Synchronous dataflow

Indexed keywords

AUTOMATION; COMPUTATION THEORY; COMPUTER SIMULATION; DATA FLOW ANALYSIS; SIGNAL PROCESSING; WIRELESS TELECOMMUNICATION SYSTEMS;

ELECTRONIC DESIGN AUTOMATION (EDA); SDF SCHEDULING; SIMULATION TIME; SYNCHRONOUS DATAFLOW;

GRAPH THEORY;

EID: 34247207781     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1146909.1147137     Document Type: Conference Paper

References (17)

1. M. Ade, R. Lauwereins, and J. A. Peperstraete. Data memory minimization for synchronous data flow graphs emulated on DSP-FPGA targets. In Proc. of the Design Automation Conf, June 1997.
2. S. S. Bhattacharyya, P. K. Murthy, and E. A. Lee. Software Synthesis from Dataflow Graphs. Kluwer Academic Publishers, 1996.
3. J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt. Ptolemy: A framework for simulating and prototyping heterogeneous systems. Intl. Journal of Computer Simulation, v.4, April 1994.
4. J. T. Buck. Scheduling Dynamic Dataflow Graphs with Bounded Memory Using the Token Flow Model. Ph.D. Thesis, UCB/ERL 93/69, Dept. of EECS, U. C. Berkeley, 1993.
5. J. T. Buck and R. Vaidyanathan. Heterogeneous modeling and simulation of embedded systems in El Greco. In Proc. of the Intl. Workshop on Hardware/Software Co-Design, May 2000.
6. J. Eker, J. W. Janneck, E. A. Lee, J. Liu, X. Liu, J. Ludvig, S. Neuendorffer, S. Sachs, and Y. Xiong. Taming heterogeneity -the Ptolemy approach. Proc. of the IEEE, v.91, No. 1, Jan. 2003.
7. M. Ko, P. K. Murthy, and S. S. Bhattacharyya. Compact procedural implementation in DSP software synthesis through recursive graph decomposition. In Proc. of the Intl. Workshop on Software and Compilers for Embedded Processors, Amsterdam, The Netherlands, Sept. 2004.
8. R. Lauwereins, M. Engels, M. Ade, and J. A. Peperstraete. Grape-II: A system-level prototyping environment for DSP applications. IEEE Computer Magazine, 28(2):35-43, Feb. 1995.
9. E. A. Lee and D. G. Messerschmitt. Synchronous dataflow. Proceedings of the IEEE, 75(9):1235-1245, Sept. 1987.
10. P. Marwedel and G. Goossens, editors. Code Generation for Embedded Processors. Kluwer Academic Publishers, 1995.
11. P. K. Murthy, S. S. Bhattacharyya, and E. A. Lee. Joint minimization of code and data for synchronous dataflow programs. Journal of Formal Methods in System Design, 11(1), July 1997.
12. H. Oh, N. Dutt, and S. Ha. Single appearance schedule with dynamic loop count for minimum data buffer from synchronous dataflow graphs. In Proc. of the Intl. Conf. on Compilers, Architecture, and Synthesis for Embedded Systems, San Francisco, Sept. 2005.
13. H. D. Patel and S. K. Shukla. SystemC Kernel Extensions for Heterogeneous System Modeling, Kluwer Academic Publishers, 2004.
14. J. L. Pino and K. Kalbasi. Cosimulating synchronous DSP applications with analog RF circuits. In Proc. of the IEEE Asilomar Conf. on Signals, Systems, and Computers, Pacific Grove, CA, Nov., 1998.
15. C. B. Robbins. Autocoding Toolset Software Tools for Automatic Generation of Parallel Application Software. Technical report, Management Communications and Control, Inc., 2002.
16. T. Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, and E. Deprettere. System design using Kahn process networks: the Compaan/Laura approach. In Proceedings of the Design, Automation and Test in Europe Conference, Feb. 2004.
17. W. Sung, M. Oh, C. Im, and S. Ha. Demonstration of hardware software codesign workflow in PeaCE. In Proc. of Intl. Conf. on VLSI and CAD, Oct. 1997.