IBM System z9 eFUSE applications and methodology

IBM Journal of Research and Development

Volumn 51, Issue 1-2, 2007, Pages 65-75

  Rizzolo, Richard F ^a   Foote, Thomas G ^a   Crafts, James M ^a   Grosch, David A ^a   Leung, Tak O ^a   Lund, David J ^a   Mechtly, Bryan L ^a   Robbins, Bryan J ^a   Slegel, Timothy J ^a   Tremblay, Michael J ^a   Wiedemeier, Glen A ^a  

^a IBM   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POTENTIAL; ELECTROMIGRATION; LOGIC CIRCUITS; NETWORKS (CIRCUITS);

ELECTRONIC FUSES; FUSE ELEMENT; INTERNATIONAL BUSINESS MACHINES (CO); LOGIC FUNCTION;

ELECTRIC FUSES;

EID: 34147102429     PISSN: 00188646     EISSN: 00188646     Source Type: Journal    
DOI: 10.1147/rd.511.0065     Document Type: Article

References (8)

1. P. Bunce, J. Davis, T. Knips, and D. Plass, "System for Implementing a Column Redundancy Scheme for Arrays with Controls that Span Multiple Data Bits," U.S. Patent 6,584,023, June 24, 2003.
2. T. H. Daubenspeck, T. L. McDevitt, W. T. Motsiff, and A. K. Stamper, "Triple Damascene Fuse," U.S. Patent 6,667,533, December 2003.
3. C. Kothandaraman, S. K. Iyer, and S. S. Iyer, "Electrically Programmable Fuse (eFUSE) Using Electromigration in Silicides," IEEE Electron Device Lett. 23, No. 9, 523-525 (2002).
4. Y. Lee, S. Jacobs, S. Stader, N. Mielke, and R. Nachman, "The Impact of PMOST Bias-Temperature Degradation on Logic Circuit Reliability Performance," Microelectron. Reliabil. 45, 107-114 (2005).
5. D. M. Berger, J. Y. Chen, F. D. Ferraiolo, J. A. Magee, and G. A. Van Huben, "High-Speed Source-Synchronous Interface for the IBM System z9 Processor," IBM J. Res. & Dev. 51, No. 1/2, 53-64 (2007, this issue).
6. O. Torreiter, U. Baur, G. Geocke, and K. Melocco, "Testing the Enterprise IBM System/390* Multi Processor," Proceedings of the IEEE International Test Conference, 1997, pp. 115-123.
7. T. Foote, D. Hoffman, W. Huott, T. Koprowski, B. Robbins, and M. Kusko, "Testing the 400MHz IBM Generation-4 CMOS Chip," Proceedings of the IEEE International Test Conference, 1997, pp. 106-114.
8. M. R. Ouellette, D. L. Anand, and P. Jakobsen, "Shared Fuse Macro for Multiple Embedded Memory Devices with Redundancy Compression Scheme," Proceedings of the Custom Integrated Circuits Conference, 2001, pp. 191-194.