Design and implementation of a modular and portable IEEE 754 compliant floating-point unit

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 2, Issue , 2006, Pages

  Karuri, Kingshuk ^a   Leupers, Rainer ^a   Ascheid, Gerd ^a   Meyr, Heinrich ^a   Kedia, Monu ^b  

^a RWTH AACHEN UNIVERSITY   (Germany)

^b INDIAN INSTITUTE OF TECHNOLOGY   (India)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INSTRUCTION SET PROCESSOR (ASIP); ARCHITECTURE DESCRIPTION LANGUAGE (ADL); FLOATING POINT UNIT (FPU);

ALGORITHMS; COMPUTER SOFTWARE; DIGITAL ARITHMETIC; EMBEDDED SYSTEMS; LOGIC DESIGN; MULTIMEDIA SERVICES; PROGRAM PROCESSORS; SOFTWARE ENGINEERING;

COMPUTER HARDWARE;

EID: 34047217807     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1269064     Document Type: Conference Paper

References (24)

1. http://dspvillage.ti.com/
2. http://www.semiconductors.philips.com/products/nexperia/
3. http://grouper.ieee.org/groups/754/
4. Softfloat distribution available at http://www.cs.berkeley.edu/jhauser/ arithmetic/SoftFloat.html
5. J. L. Hennessy, D. A Patterson: Computer Architecture: A Quantitative Approach, 2nd Edition, Morgan Kaufmann Publishers, Inc. ISBN 981-4033-227
6. D. Goldberg: What Every Computer Scientist Should Know About Floating-Point Arithmetic, ACM Computing Surveys, Volume 23, No 1, March 1991
7. A. Hoffmann, T. Kogel, A. Nohl et.al:.A Novel Methodology for the Design of Application-Specific Instruction-set Processors (ASIPs) using a Machine Description Language, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Volume: 20, Issue: 11, Nov. 2001
8. http://www.coware.com/products/lisatek.php
9. O. Schliebusch, A. Chattopadhyay, E. M. Witte et. al: Optimization Techniques for ADL-driven RTL Processor Synthesis, IEEE Workshop on Rapid System Prototyping (RSP), June 2005.
10. D. A. Connors, Y. Yamada, W. W. Hwuy: A Software-Oriented Floating-Point Format for Enhancing Automotive Control Systems, Workshop on Compiler and Architecture Support for Embedded Computing Systems (CASES98). December, 1998
11. K. Taek-j un, J.Sondeen, J.Draper: Design Trade-Offa in Floating-Point Unit Implementation for Embedded and Processing-In-Memory Systems, IEEE International Symposium on Circuits and Systems, 2005, May 2005
12. http://www.gaisler.com/doc/grfpu.dasia.pdf
13. http://www.dcd.pl/
14. http://www.nallatech.com/mediaLibrary/images/english/2432.pdf
15. J. Dido, N. Geraudie, L. Loiseau et.al: A flexible floating-point format for optimizing data-paths and operators in FPGA based DSPs, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
16. R. Hossain, J.C. Herbert, J.E. Gouger, R. Bechade: Datapath library reuse in the design of a high performance floating point unit, Proceedings of Eleventh Annual IEEE International ASIC Conference, Sept. 1998
17. C. Brunelli, F. Campi, J. Kylliainen, J. Nurmi: A reconfigurable FPU as IP component for SoCs Proceedings of 2004 International Symposium on System-on-Chip, November, 2004.
18. S. Lee,I. Park: Low cost floating-point unit design for audio applications IEEE International Symposium on Circuits and Systems, May, 2002
19. M. C. Hasegan, Bob Norin: IA-64 Floating-Point Operations and the IEEE Standard for Binary Floating-Point Arithmetic, Intel Technology Journal Q4, 1999
20. http://www.synopsys.com/products/logic/design.compiler.html
21. http://www.synopsys.com/products/power/primepower_ds.pdf
22. http://www.tensilica.com/products/x6_floating-point.htm
23. http://www.arm.com/products/CPUs/VFP9-S.html
24. http://www.asics.ws/doc/efpu.brief.pdf