A Calibrated Phase/Frequency Detector for Reference Spur Reduction in Charge-Pump PLLs

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 53, Issue 9, 2006, Pages 822-826

  Charles, Cameron T ^a   Allstot, David J ^a  

^a University of Washington   (United States)

Author keywords

phase locked loop (PLL); Phase frequency detector (PFD); voltage control oscillator (VCO)

Indexed keywords

ELECTRIC FREQUENCY MEASUREMENT; OPTIMIZATION; PHASE MEASUREMENT; VARIABLE FREQUENCY OSCILLATORS; VOLTAGE CONTROL;

CHARGE PUMPS; PHASE/FREQUENCY DETECTOR (PFD); VOLTAGE CONTROL OSCILLATOR (VCO);

PHASE LOCKED LOOPS;

EID: 34047187921     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.880030     Document Type: Article

References (7)

1. F. Gardner, “Charge-pump phase-lock loops,” IEEE Trans. Commun., vol. COM-28, no. 11, pp. 1849–1858, Nov. 1980.
2. D. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
3. T. Lee, H. Samavati, and H. Rategh, “5-GHz CMOS wireless LANs,” IEEE Trans. Microw. Theory Tech., vol. 50, no. 1, pp. 268–280, Jan. 2002.
4. J. Maneatis “Low-jitter process-independant DLL and PLL based on self-biased techniques,” IEEE J. Solid-State Circuits, vol. 31, no. 11, pp. 1723–1732, Nov. 1996.
5. W. Rhee, “Design of high-performance CMOS charge pumps in phase-locked loops,” in Proc. IEEE Int. Symp. Circuits Syst., May 1999, vol. 2, pp. 363–366.
6. B. Razavi, RF Microelectronics. Englewood Cliffs, NJ: Pren-tice-Hall 1998.
7. M. Perrott, PLL Design Using the PLL Design Assistant Program 2002 [Online]. Available: http://www-mtl.mit.edu/perrott