Distance-guided hybrid verification with GUIDO

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2006, Pages

  Shyam, Smitha ^a   Bertacco, Valeria ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONSTRAINT THEORY; JAVA PROGRAMMING LANGUAGE; MICROPROCESSOR CHIPS; RANDOM PROCESSES; VECTOR QUANTIZATION;

CIRCUIT STRUCTURE; CONSTRAINED RANDOM SIMULATION; FORMAL VERIFICATION TECHNIQUES; FUNCTIONAL VERIFICATION;

COMPUTER SIMULATION;

EID: 34047145007     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/date.2006.244050     Document Type: Conference Paper

References (21)

1. M. Aagaard, R. Jones, and C.-J. Seger. Combining theorem proving and trajectory evaluation in an industrial environment. In Proc. DAC, pages 538-541, June 1998.
2. S. Asaf, E. Marcus, and A. Ziv. Defining coverage views to improve functional coverage analysis. In Proc. DAC, pages 41-44, June 2004.
3. J. Bergeron. Writing Testbenches: Functional Verification of HDL Models. Kluwer Academic Publishers, 2nd ed., '03.
4. J. Bergmann and M. Horowitz. Improving coverage analysis and test generation for Large designs. In Proc. ICCAD, pages 580-583, Nov. 1999.
5. A. Biere, A. Cimatti, E. Clarke, and Y. Zhu. Symbolic model checking without bdds. In Proceedings of Tools and Algorithms for the Analysis and Construction of Systems, LNCS vol.1579, 1999.
6. P. Bjesse and J. Kukula. Using counter example guided abstraction refinement to find complex bugs. In Proc. DATE, pages 156-161, Mar. 2004.
7. J. R. Burch, E. M. Clarke, K. L. McMillan, and D. L. Dill. Sequential circuit verification using symbolic model checking. In Proc. DAC, pages 46-51, June 1990.
8. T. Cormen, C. Leiserson, R. Rivest, and C. Stein. Introduction to Algorithms. MIT Press, 2nd edition, 2001.
9. M. Ganai, A. Aziz, and A. Kuehlman. Enhancing simulation with bdds and atpg. In Proc. DAC, pages 385-390, June 1999.
10. F. I. Haque, K. A. Khan, and J. Michelson. The Art of Verification with Vera. Verification Central, 2001.
11. S. Hazelhurst, O. Weissberg, G. Kamhi, and L. Fix. A hybrid verification approach: Getting deep into the design. In Proc. DAC, pages 111-116, June 2002.
12. P.-H. Ho, T. Shiple, K. Harer, J. Kukula, R. Damiano, V. Bertacco, J. Taylor, and J. Long. Smart simulation using collaborative formal and simulation engines. In Proc. ICCAD, pages 120-126, Nov. 2000.
13. R. Ho and M. Horowitz. Validation coverage analysis for complex digital designs. In Proc. ICCAD, pages 146-151, Nov. 1996.
14. A. Hu. Formal hardware verification with BDDs: An introduction. In IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM), pages 677-682, 1997.
15. A. Kuehlmann, K. McMillan, and R. Brayton. Probabilistic state space search. In Proc. ICCAD, pp. 574-580, 1999.
16. K. Shimizu and D. L. Dill. Deriving a simulation input generator and a coverage metric from a formal specification. In Proc. DAC, pages 801-806, 2002.
17. Sun Microsystems. PicoJava technology, http://www.sun.com/ microelectronics/communitysource/picojava.
18. Texas 97 benchmark suite. http://www-cad.eecs.berkeley.edu/Respep/ Research/vis/texas-97.
19. P. Yalagandula, V. Singhal, and A. Aziz. Automatic lighthouse generation for directed state space search. In Proc. DATE, pages 237-242, Mar. 2000.
20. C. H. Yang and D. Dill. Validation with guided search of the state space. In Proc. DAC, pages 599-604, June 1998.
21. J. Yuan, K. Schultz, C. Pixley, H. Miller, and A. Aziz. Modeling design constraints and biasing using bdds in simulation. In Proc. ICCAD, pages 584-590, Nov. 1999.