SEU mitigation for reconfigurable FPGAs

IEEE Aerospace Conference Proceedings

Volumn 2006, Issue , 2006, Pages

  Czajkowski, David R ^a   Samudrala, Praveen K ^a   Pagey, Manish P ^a  

^a MicroConstants Inc   (United States)

Author keywords

FPGA; H core; Radiation; SEFI; SEU; TMR; TTMR; XILINX

Indexed keywords

COMPUTERS; MICROPROCESSOR CHIPS; RADIATION HARDENING; REDUNDANCY; SIGNAL PROCESSING;

HARDENED-CORE; SINGLE EVENT FUNCTIONAL INTERRUPTS (SEFI); SINGLE EVENT UPSETS (SEU); TIME-TRIPLE MODULAR REDUNDANCY (TTMR™);

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 34047132410     PISSN: 1095323X     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. D. R. Czajkowski, M. P. Pagey, P. K. Samudrala, M. Goksel, and M. J. Viehman, "Low Power, High-Speed Radiation Hardened Computer & Flight Experiment," 2005 IEEE Aerospace Conference.
2. J. V. Neumann., "Probabilistic logics and synthesis of reliable organisms from unreliable components," in Automata Studies, Princeton, NJ, Princeton University Press, 1958.
3. D. R. Czajkowski et al., "Ultra Low-Power Space Computer Leveraging Embedded SEU Mitigation," IEEE Aerospace Conference Proceedings, vol. 5, pp. 2315-2328, March 8-15, 2003.
4. P. K. Samudrala, J. Ramos, and S. Katkoori, "Selective Triple Modular Redundancy Based Single Event Upset Mitigation in FPGAs," IEEE Transactions on Nuclear Science.
5. R. Koga et al., "Single Event Functional Interrupt (SEFI) Sensitivity in Microcircuits," Fourth European Conference on Radiation and Its Effects on Components and Systems (RADECS), pp. 311-318, September, 1997.
6. J. Howard and K. LaBel et al., "Total Dose and Single Event Effects Testing of the Intel Pentium III(P3) and AMD K7 Microprocessors," IEEE Radiation Effects Data Workshop, pp. 38-47, July, 2001.
7. N. Oh, "Software Implemented Hardware Fault Tolerance," Ph. D Dissertation, Center for Reliable Computing, Stanford University, December, 2000.
8. M. P. Pagey, D. R. Czajkowski, P. K. Samudrala, and D. J. Strobel, "SEFI Mitigation Technique for COTS Microprocessors: Demonstration Using Proton Irradiation Experiments," 2004 Military Aerospace Programmable Logic Devices Conference (MAPLD), September, 2004.
9. D. R. Czajkowski, "SEFI Mitigation Technique for Microprocessors," 2003 Military Aerospace Programmable Logic Devices Conference (MAPLD), September, 2003.
10. P. Shirvani, "Fault-Tolerant Computing for Radiation Environments," Ph.D. Dissertation, Center for Reliable Computing, Stanford University, June, 2001.
11. G. M. Swift et al., "Single-event upset in the PowerPC-750 microprocessor," IEEE Transactions on Nuclear Science, vol. 48, issue. 6, pp. 1822-1827, December, 2001.
12. C. C. Yui, G. M. Swift, C. Carmichael, R. Koga, and J. S. George, "SEU mitigation Testing of Xilinx Virtex-II FPGAs," 2005 IEEE Radiation Effects Data Workshop, July, 2003.
13. C. Carmichael, "Triple Modular Redundancy Techniques for Xilinx Virtex FPGAs," Xilinx application note: XAPP 197, www.xilinx.com.
14. "Xilinx Single Event Effects," 1'st Consortium Report, Virtex-II Static SEU Characterization, www.xilinx.com