A scalable GF(P) elliptic curve processor architecture for programmable hardware

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2162, Issue , 2001, Pages 1-2

  Orlando, Gerardo ^a   Paar, Christof ^b  

^a GENERAL DYNAMICS   (United States)

^b WORCESTER POLYTECHNIC INSTITUTE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CRYPTOGRAPHY; EMBEDDED SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GEOMETRY; HARDWARE;

HARDWARE PLATFORM; MONTGOMERY MULTIPLIERS; MULTIPLE PROCESSING; POINT MULTIPLICATION; PRE-COMPUTATION; PROCESSOR ARCHITECTURES; PROGRAMMABLE HARDWARE; SCALABLE ARCHITECTURES;

COMPUTER ARCHITECTURE;

EID: 33947673205     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: None     Document Type: Conference Paper

References (20)

1. G. Agnew, R. Mullin, and S. Vanstone, “An implementation of elliptic curve cryptosystems over F2155,” IEEE Journal on Selected areas in Communications, vol. 11, pp. 804-813, June 1993.
2. M. Rosner, “Elliptic curve cryptosystems on reconfigurable hardware,” Master’s thesis, ECE Dept., Worcester Polytechnic Institute, Worcester, USA, May 1998.
3. L. Gao, S. Shrivastava, and G. Sobelman, “Elliptic curve scalar multiplier design using FPGAs,” in Workshop on Cryptographic Hardware and Embedded Systems (CHES ’99) (C. Koc and C. Paar, eds.), vol. LNCS 1717, Springer-Verlag, August 1999.
4. S. Sutikno, R. Effendi, and A. Surya, “Design and implementation of arithmetic processor F2155 for elliptic curve cryptosystems,” in The 1998 IEEE Asia-Pacific Conference on Circuits and Systems, pp. 647-650, November 1998.
5. K. Leung, K. Ma, W. Wong, and P. Leong, “FPGA implementation of a microcoded elliptic curve cryptographic processor,” in Eight Annual IEEE Symposuium on Field-Programmable Custom Computing Machines, FCCM ’00, (Napa Valley, California, USA), 2000.
6. G. Orlando and C. Paar, “A high performance elliptic curve processor for GF(2m),” in Workshop on Cryptographic Hardware and Embedded Systems-CHES 2000, vol. LNCS 1965, (Worcester, Massachusetts, USA), Springer-Verlag, August 2000.
7. P. Kornerup, “A systolic, linear-array multiplier for a class of right-shift algorithms,” IEEE Transactions on Computers, vol. 43, pp. 892-898, August 1994.
8. M. Shand and J. Vuillemin, “Fast implementations of RSA cryptography,” in Proceedings 11th Symposium on Computer Arithmetic, pp. 252-259, 1993.
9. H. Orup, “Simplifying quotient determination in high-radix modular multiplication,” in Proceedings 12th Symposium on Computer Arithmetic, pp. 193-199, 1995.
10. T. Blum, “Modular exponentiation on reconfigurable hardware,” Master’s thesis, Dept. of ECE, Worcester Polytechnic Institute, Worcester, U.S.A., May 1999.
11. S. E. Eldridge and C. D. Walter, “Hardware implementation of Montgomery’s modular multiplication algorithm,” IEEE Transactions on Computers, vol. 42, pp. 693-699, July 1993.
12. W. Freking and K. Parhi, “A unified method for iterative computation of modular multiplications and reduction operations,” in International Conference on Computer Design (ICCD ’99), pp. 80-87, 1999.
13. A. J. Menezes, P. C. van Oorschot, and S. A. Vanstone, Handbook of Applied Cryptography. CRC Press, 1997.
14. I. Blake, G. Seroussi, and N. Smart, Elliptic Curves in Cryptography. Cambridge, UK: Cambridge University Press, first ed., 1999.
15. P. Montgomery, “Modular multiplication without trial division,” Mathematics of Computation, vol. 44, pp. 519-521, April 1985.
16. E. Brickell, D. Gordon, K. McCurley, and D. Wilson, “Fast exponentiation with precomputation,” in Lecture Notes in Computer Science 658: Advances in Cryptology — EUROCRYPT’92, pp. 200-207, Springer-Verlag, Berlin, 1993.
17. F. I. P. S. Publication, “FIPS 186-2: Digital Signature Standard (DSS),” January 2000.
18. P1363, Standard Specifications for Public-key Cryptography (Draft Version 8). IEEE, October 1998.
19. B. Parhami, Computer Arithmetic Algorithms and Hardware Designs. New York: Oxford University Press, Inc., 1999.
20. I. Koren, Computer Arithmetic Architectures. Prentice-Hall, 1993.