메뉴 건너뛰기




Volumn 54, Issue 2, 2007, Pages 166-170

CMOS multistage preamplifier design for high-speed and high-resolution comparators

Author keywords

Analog digital conversion; circuit noise; circuit optimization; CMOS analog integrated circuits; comparators

Indexed keywords

ANALOG TO DIGITAL CONVERSION; CAPACITANCE; CAPACITORS; CMOS INTEGRATED CIRCUITS; COMPARATOR CIRCUITS; OPTIMIZATION; SPURIOUS SIGNAL NOISE;

EID: 33947596087     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.883091     Document Type: Article
Times cited : (16)

References (8)
  • 1
    • 0017998734 scopus 로고
    • A low drift fully integrated MOSFET operational amplifier
    • Aug.
    • R. Poujois and J. Borel, “A low drift fully integrated MOSFET operational amplifier,” IEEE J. Solid-State Circuits, vol. SC-13, no. 8, pp. 499–503, Aug. 1978.
    • (1978) IEEE J. Solid-State Circuits , vol.SC-13 , Issue.8 , pp. 499-503
    • Poujois, R.1    Borel, J.2
  • 2
    • 0026996006 scopus 로고
    • Design techniques for high-speed, high-resolution comparators
    • Dec.
    • B. Razavi and B. Wooley, “Design techniques for high-speed, high-resolution comparators,” IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1916–1926, Dec. 1992.
    • (1992) IEEE J. Solid-State Circuits , vol.27 , Issue.12 , pp. 1916-1926
    • Razavi, B.1    Wooley, B.2
  • 3
    • 33746370097 scopus 로고    scopus 로고
    • Kickback noise reduction techniques for CMOS latched comparators
    • Jul.
    • P. M. Figueiredo and J. C. Vital, “Kickback noise reduction techniques for CMOS latched comparators,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 7, pp. 541–545, Jul. 2006.
    • (2006) IEEE Trans. Circuits Syst. II, Exp. Briefs , vol.53 , Issue.7 , pp. 541-545
    • Figueiredo, P.M.1    Vital, J.C.2
  • 4
    • 0024648085 scopus 로고
    • A 10-bit 5-Msample/s CMOS two-step flash ADC
    • Apr.
    • J. Doernberg, P. R. Gray, and D. A. Hodges, “A 10-bit 5-Msample/s CMOS two-step flash ADC,” IEEE J. Solid-State Circuits, vol. 24, no. 4, pp. 241–249, Apr. 1989.
    • (1989) IEEE J. Solid-State Circuits , vol.24 , Issue.4 , pp. 241-249
    • Doernberg, J.1    Gray, P.R.2    Hodges, D.A.3
  • 5
    • 0003575779 scopus 로고    scopus 로고
    • Design of Analog CMOS Integrated Circuits
    • New York: McGraw-Hill
    • B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001.
    • (2001)
    • Razavi, B.1
  • 6
    • 28444478100 scopus 로고    scopus 로고
    • Design-Oriented estimation of thermal noise in switched-capacitor circuits
    • Nov.
    • R. Schreier, “Design-Oriented estimation of thermal noise in switched-capacitor circuits,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 52, no. 11, pp. 2358–2368, Nov. 2004.
    • (2004) IEEE Trans. Circuits Syst. I, Reg. Papers , vol.52 , Issue.11 , pp. 2358-2368
    • Schreier, R.1
  • 7
    • 0029269932 scopus 로고
    • A 10-b, 20-Msample/s, 35-mW pipeline A/D converter
    • Mar.
    • T. B. Cho and P. R. Gray, “A 10-b, 20-Msample/s, 35-mW pipeline A/D converter,” IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 166–172, Mar. 1995.
    • (1995) IEEE J. Solid-State Circuits , vol.30 , Issue.3 , pp. 166-172
    • Cho, T.B.1    Gray, P.R.2
  • 8
    • 0021445764 scopus 로고
    • A CMOS 8-bit high-speed A/D converter IC
    • Jun.
    • A. Yukawa, “A CMOS 8-bit high-speed A/D converter IC,” IEEE J. Solid-State Circuits, vol. SC-20, no. 3, pp. 775–779, Jun. 1985.
    • (1985) IEEE J. Solid-State Circuits , vol.SC-20 , Issue.3 , pp. 775-779
    • Yukawa, A.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.