The analysis and improvement of a current-steering DAC's dynamic SFDR - II: The output-dependent delay differences

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 54, Issue 2, 2007, Pages 268-279

  Chen, Tao ^a,b   Gielen, Georges ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

^b Mindspeed Technologies   (United States)

Author keywords

Current steering digital to analog converters (DACs); Glitch; Output variation; Output dependent delay difference (ODDD); Spurious free dynamic range (SFDR)

Indexed keywords

COMPUTER SIMULATION; ELECTRIC CONVERTERS; ELECTRIC CURRENTS; ELECTRIC POTENTIAL; MATHEMATICAL MODELS;

CURRENT-STEERING DIGITAL-TO-ANALOG CONVERTERS (DACS); GLITCH; OUTPUT VARIATION; OUTPUT-DEPENDENT DELAY DIFFERENCE (ODDD); SPURIOUS-FREE DYNAMIC RANGE (SFDR);

DIGITAL TO ANALOG CONVERSION;

EID: 33947392592     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2006.887598     Document Type: Article

References (14)

1. Y. Cong and R. Geiger, "A 1.5-V 14-bit 100-MS/s self-calibrated DAC," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2051-2060, Dec. 2003.
2. T. Chen and G. G. E. Gielen, "The analysis and improvement of a current-steering DACs dynamic SFDR - I: The cell-dependent delay differences," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 53, no. 1, pp. 3-15, Jan. 2006.
3. S. Luschas and H. S. Lee, "Output impedance requirements for DACs," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS'03), May 2003, pp. I-861-I-864.
4. 2 random walk CMOS DAC," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1708-1718, Dec. 1999.
5. J. Bastos, A. Marques, M. Steyaert, and W. Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC," IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 1959-1969, 1998.
6. T. Chen and G. Gielen, "Analysis of the dynamic SFDR property of high-accuracy current-steering D/A converters," in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS'03), May 2003, pp. I-973-I-976.
7. J. Bastos, "Characterization of MOS transistor mismatch for analog design," Ph.D. dissertation, ESAT-MICAS, Katholieke Univ. Leuven, Leuven, Belgium, 1998.
8. J. Vandenbussche, G. Van Der Plas, G. Gielen, and W. Sansen, "Behavioral model of reusable D/A converters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 46, no. 10, pp. 1323-1326, Oct. 1999.
9. J. Deveugele and M. Steyaert, "A 10 b 250 MS/s binary-weighted current-steering DAC," in Dig. Tech. Papers IEEE Inst. Solid-State Circuits Conf. (ISSCC'04), Feb. 2004, pp. 362-363.
10. A. R. Bugeja and B. Song, "A self-trimmmg 14-b 100-MS/s CMOS DAC," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1841-1852, 2000.
11. Q. Huang, P. A. Francese, C. Martelli, and J. Nielsen, "A 200 MS/s 14 b 97 mW DAC in 0.18/spl mu/m CMOS," in Dig. Tech. Papers IEEE Inst. Solid-State Circuits Conf. (ISSCC'04), Feb. 2004, no. 2, pp. 364-532.
12. K. R. Laker and W. M. C. Sansen, Design of Analog Integrated Circuits and Systems. New York: McGraw-Hill, 1994.
13. B. Schafferer and R. Adams, "A 3 V CMOS 400 mW 14 b 1.4 GS/s DAC for multi-carrier applications," in Dig. Tech. Papers IEEE Inst. Solid-State Circuits Conf. (ISSCC'04), Feb. 2004, no. 2, pp. 360-532.
14. K. Doris, J. Briaire, D. Leenaerts, M. Vertregt, and A. van Roermund, "A 12 b 500 MS/s DAC with > 70 dB SFDR up to 120 MHz in 0.18-μm CMOS," in Dig. Tech. Papers IEEE Inst. Solid-State Circuits Conf. (ISSCC'05), 2005, vol. 1, pp. 116-588.