-
3
-
-
0004173639
-
-
J. Rabaey and M. Pedram, Eds. Norwell, MA: Kluwer
-
Low Power Design Methodologies, J. Rabaey and M. Pedram, Eds. Norwell, MA: Kluwer, 1996.
-
(1996)
Low Power Design Methodologies
-
-
-
5
-
-
0029505277
-
Compiled simulation of programmable DSP architectures
-
May
-
V. Zivojnvic, S. Tjiang, and H. Meyr, "Compiled simulation of programmable DSP architectures," in Proc. IEEE Workshop. VLSI Signal Process., May 1995, pp. 73-80.
-
(1995)
Proc. IEEE Workshop. VLSI Signal Process
, pp. 73-80
-
-
Zivojnvic, V.1
Tjiang, S.2
Meyr, H.3
-
6
-
-
0036054365
-
A universal technique for fast and flexible instructionset architecture simulation
-
Jun
-
A. Nohl, G. Braun, O. Schliebusch, R. Leupers, H. Meyr, and A. Hoffmann, "A universal technique for fast and flexible instructionset architecture simulation," in Proc. ACM/IEEE Des. Autom. Conf., Jun. 2002, pp. 22-27.
-
(2002)
Proc. ACM/IEEE Des. Autom. Conf
, pp. 22-27
-
-
Nohl, A.1
Braun, G.2
Schliebusch, O.3
Leupers, R.4
Meyr, H.5
Hoffmann, A.6
-
7
-
-
1142287758
-
An efficient retargetable framework for instruction-set simulation
-
Oct
-
M. Reshadi, N. Bansal, P. Mishra, and N. Dutt, "An efficient retargetable framework for instruction-set simulation," in Proc. IEEE/ACM/IFIP Int. Conf. Hardware/Softw. Codesign and Syst. Synthesis, Oct. 2003, pp. 13-18.
-
(2003)
Proc. IEEE/ACM/IFIP Int. Conf. Hardware/Softw. Codesign and Syst. Synthesis
, pp. 13-18
-
-
Reshadi, M.1
Bansal, N.2
Mishra, P.3
Dutt, N.4
-
8
-
-
84893745478
-
Flexible and formal modeling of microprocessors with application to retargetable simulation
-
Mar
-
W. Qin and S. Malik, "Flexible and formal modeling of microprocessors with application to retargetable simulation," in Proc. Des. Autom. Test Eur. Conf., Mar. 2003, pp. 556-561.
-
(2003)
Proc. Des. Autom. Test Eur. Conf
, pp. 556-561
-
-
Qin, W.1
Malik, S.2
-
9
-
-
84893765176
-
Pre-charcterization free, efficient power/performance analysis of embedded and general purpose software applications
-
Mar
-
V. S. P. Rapaka and D. Marculescu, "Pre-charcterization free, efficient power/performance analysis of embedded and general purpose software applications," in Proc. Des. Autom. Test Eur. Conf., Mar. 2003, pp. 504-509.
-
(2003)
Proc. Des. Autom. Test Eur. Conf
, pp. 504-509
-
-
Rapaka, V.S.P.1
Marculescu, D.2
-
10
-
-
0035212915
-
Application-driven processor design exploration for power-performance trade-off analysis
-
Nov
-
D. Marculescu and A. Iyer, "Application-driven processor design exploration for power-performance trade-off analysis," in Proc. Int. Conf. Comput.-Aided Des., Nov. 2001, pp. 306-313.
-
(2001)
Proc. Int. Conf. Comput.-Aided Des
, pp. 306-313
-
-
Marculescu, D.1
Iyer, A.2
-
11
-
-
0031705913
-
Software timing analysis using HW/SW cosimulation and instruction set simulator
-
Mar
-
J. Liu, M. Lajolo, and A. Sangiovanni-Vincentelli, "Software timing analysis using HW/SW cosimulation and instruction set simulator," in Proc. Int. Workshop. Hardware-Softw. Codesign, Mar. 1998, pp. 65-70.
-
(1998)
Proc. Int. Workshop. Hardware-Softw. Codesign
, pp. 65-70
-
-
Liu, J.1
Lajolo, M.2
Sangiovanni-Vincentelli, A.3
-
12
-
-
84893689640
-
Efficient power co-estimation techniques for system-on-chip design
-
Mar
-
M. Lajolo, A. Raghunathan, and S. Dey, "Efficient power co-estimation techniques for system-on-chip design," in Proc. Des. Autom. Test Eur. Conf., Mar. 2000, pp. 27-34.
-
(2000)
Proc. Des. Autom. Test Eur. Conf
, pp. 27-34
-
-
Lajolo, M.1
Raghunathan, A.2
Dey, S.3
-
13
-
-
0028722375
-
Power analysis of embedded software: A first step towards software power minimization
-
Dec
-
V. Tiwari, S. Malik, and A. Wolfe, "Power analysis of embedded software: A first step towards software power minimization," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 2, no. 4, pp. 437-445, Dec. 1994.
-
(1994)
IEEE Trans. Very Large Scale Integr. (VLSI) Syst
, vol.2
, Issue.4
, pp. 437-445
-
-
Tiwari, V.1
Malik, S.2
Wolfe, A.3
-
14
-
-
0033672285
-
Speeding up power estimation for embedded software
-
Aug
-
A. Sama, M. Balakrishnan, and J. Theeuwen, "Speeding up power estimation for embedded software," in Proc. Int. Symp. Low Power Electron, and Des., Aug. 2000, pp. 191-196.
-
(2000)
Proc. Int. Symp. Low Power Electron, and Des
, pp. 191-196
-
-
Sama, A.1
Balakrishnan, M.2
Theeuwen, J.3
-
15
-
-
0033670632
-
Cycle-accurate energy consumption measurement and analysis: Case study of ARM7TDMI
-
Aug
-
N. Chang, K. Kim, and H. G. Lee, "Cycle-accurate energy consumption measurement and analysis: Case study of ARM7TDMI," in Proc. Int. Symp. Low Power Electron, and Des., Aug. 2000, pp. 185-190.
-
(2000)
Proc. Int. Symp. Low Power Electron, and Des
, pp. 185-190
-
-
Chang, N.1
Kim, K.2
Lee, H.G.3
-
16
-
-
84949966460
-
A multi-level strategy for software power estimation
-
Sep
-
C. Brandolese, W. Fornaciari, L. Pomante, F. Salice, and D. Sciuto, "A multi-level strategy for software power estimation," in Proc. Int. Symp. Syst.-Level Synthesis, Sep. 2000, pp. 187-192.
-
(2000)
Proc. Int. Symp. Syst.-Level Synthesis
, pp. 187-192
-
-
Brandolese, C.1
Fornaciari, W.2
Pomante, L.3
Salice, F.4
Sciuto, D.5
-
17
-
-
0034841273
-
JouleTrack-A web based tool for software energy profiling
-
Jun
-
A. Sinha and A. P. Chandrakasan, "JouleTrack-A web based tool for software energy profiling," in Proc. ACM/IEEE Des. Autom. Conf., Jun. 2001, pp. 220-225.
-
(2001)
Proc. ACM/IEEE Des. Autom. Conf
, pp. 220-225
-
-
Sinha, A.1
Chandrakasan, A.P.2
-
18
-
-
0033719421
-
Wattch: A framework for architectural-level power analysis and optimization
-
Jun
-
D. Brooks, V. Tiwari, and M. Martonosi, "Wattch: A framework for architectural-level power analysis and optimization," in Proc. Int. Symp. Comput. Architecture, Jun. 2000, pp. 83-94.
-
(2000)
Proc. Int. Symp. Comput. Architecture
, pp. 83-94
-
-
Brooks, D.1
Tiwari, V.2
Martonosi, M.3
-
19
-
-
0033712191
-
The design and use of SimplePower: A cycle accurate energy estimation tool
-
Jun
-
W. Ye, N. VijayKrishnan, M. Kandemir, and M. Irwin, 'The design and use of SimplePower: A cycle accurate energy estimation tool," in Proc. ACM/IEEE Des. Autom. Conf., Jun. 2000, pp. 340-345.
-
(2000)
Proc. ACM/IEEE Des. Autom. Conf
, pp. 340-345
-
-
Ye, W.1
VijayKrishnan, N.2
Kandemir, M.3
Irwin, M.4
-
20
-
-
0033685331
-
Function-level power estimation methodology for microprocessors
-
Jun
-
G. Qu, N. Kawabe, K. Usami, and M. Potkonjak, "Function-level power estimation methodology for microprocessors," in Proc. ACM/IEEE Des. Autom. Conf., Jun. 2000, pp. 810-813.
-
(2000)
Proc. ACM/IEEE Des. Autom. Conf
, pp. 810-813
-
-
Qu, G.1
Kawabe, N.2
Usami, K.3
Potkonjak, M.4
-
21
-
-
0036734945
-
High-level energy macro-modeling of embedded software
-
Sep
-
T. K. Tan, A. Raghunathan, G. Lakshminarayana, and N. K. Jha, "High-level energy macro-modeling of embedded software," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 21, no. 9, pp. 1037-1050, Sep. 2002.
-
(2002)
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst
, vol.21
, Issue.9
, pp. 1037-1050
-
-
Tan, T.K.1
Raghunathan, A.2
Lakshminarayana, G.3
Jha, N.K.4
-
22
-
-
0036395499
-
Embedded operating system energy analysis and macro-modeling
-
Oct
-
T. K. Tan, A. Raghunathan, and N. K. Jha, "Embedded operating system energy analysis and macro-modeling," in Proc. Int. Conf. Comput. Des., Oct. 2002, pp. 515-522.
-
(2002)
Proc. Int. Conf. Comput. Des
, pp. 515-522
-
-
Tan, T.K.1
Raghunathan, A.2
Jha, N.K.3
-
24
-
-
3042536128
-
Library function timing characterization for source-level analysis
-
Mar
-
C. Brandolese, W. Fornaciari, F. Salice, and D. Sciuto, "Library function timing characterization for source-level analysis," in Proc. Des. Autom. Test Eur. Conf., Mar. 2003, pp. 1132-1133.
-
(2003)
Proc. Des. Autom. Test Eur. Conf
, pp. 1132-1133
-
-
Brandolese, C.1
Fornaciari, W.2
Salice, F.3
Sciuto, D.4
-
25
-
-
22844455988
-
Performance estimation of embedded software with instruction cache modeling
-
Jul
-
Y.-T. S. Li, S. Malik, and A. Wolfe, "Performance estimation of embedded software with instruction cache modeling," ACM Trans. Des. Automat. Electron. Syst., vol. 4, no. 3, pp. 257-279, Jul. 1999.
-
(1999)
ACM Trans. Des. Automat. Electron. Syst
, vol.4
, Issue.3
, pp. 257-279
-
-
Li, Y.-T.S.1
Malik, S.2
Wolfe, A.3
-
26
-
-
0033732064
-
Software performance estimation strategies in a system-level design tool
-
May
-
J. R. Bammi, W. Kruijtzer, L. Lavagno, E. Harcourt, and M. T. Lazarescu, "Software performance estimation strategies in a system-level design tool," in Proc. Int. Workshop. Handware-Softw. Codesign, May 2000, pp. 82-86.
-
(2000)
Proc. Int. Workshop. Handware-Softw. Codesign
, pp. 82-86
-
-
Bammi, J.R.1
Kruijtzer, W.2
Lavagno, L.3
Harcourt, E.4
Lazarescu, M.T.5
-
27
-
-
84891377982
-
EAC: A compiler framework for high-level energy estimation and optimization
-
Mar
-
I. Kadayif, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, and A. Sivasubramaniam, "EAC: A compiler framework for high-level energy estimation and optimization," in Proc. Des. Autom, Test Eur, Conf., Mar. 2002, pp. 436-442.
-
(2002)
Proc. Des. Autom, Test Eur, Conf
, pp. 436-442
-
-
Kadayif, I.1
Kandemir, M.2
Vijaykrishnan, N.3
Irwin, M.J.4
Sivasubramaniam, A.5
-
28
-
-
0141628922
-
A simulation framework for energy-consumption analysis of OS-driven embedded applications
-
Sep
-
T. K. Tan, A. Raghunathan, and N. K. Jha, "A simulation framework for energy-consumption analysis of OS-driven embedded applications," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 22, no. 9, pp. 1284-1294, Sep. 2003.
-
(2003)
IEEE Trans. Comput.-Aided Design Integr. Circuits Syst
, vol.22
, Issue.9
, pp. 1284-1294
-
-
Tan, T.K.1
Raghunathan, A.2
Jha, N.K.3
-
30
-
-
33846012075
-
-
A. V. Aho, R. Sethi, and J. D. Ullman, Compilers:, Reading, MA: Addison-Wesley
-
A. V. Aho, R. Sethi, and J. D. Ullman, Compilers: Principles, Techniques and Tools. Reading, MA: Addison-Wesley, 1986.
-
(1986)
Principles, Techniques and Tools
-
-
-
33
-
-
4444366845
-
A hybrid GP approach for numerically robust symbolic regression
-
Jul
-
G. R. Raidl, "A hybrid GP approach for numerically robust symbolic regression," in Proc. Annu. Conf. Genetic Program., Jul. 1998, pp. 323-328.
-
(1998)
Proc. Annu. Conf. Genetic Program
, pp. 323-328
-
-
Raidl, G.R.1
-
34
-
-
0002768657
-
Using a tree suggested genetic algorithm to perform symbolic regression
-
B. Mckay, M. J. Wills, and G. W. Barton, "Using a tree suggested genetic algorithm to perform symbolic regression," in Proc. Int. Conf. Genetic Algorithms Eng, Syst.: Innovations and Appl., 1995, pp. 487-492.
-
(1995)
Proc. Int. Conf. Genetic Algorithms Eng, Syst.: Innovations and Appl
, pp. 487-492
-
-
Mckay, B.1
Wills, M.J.2
Barton, G.W.3
-
35
-
-
4444350936
-
-
Online, Available
-
P. Long, Metre v2.3. [Online]. Available: http://www.lysator.liu. se/c/ metre-v2-3.html
-
Metre v2.3
-
-
Long, P.1
-
37
-
-
33847698697
-
-
The GNU Free Software Foundation, Available
-
The GNU Free Software Foundation, Tlie GNU Scientific Library. [Online]. Available: http://www.gnu.org/software/gsl/
-
Tlie GNU Scientific Library. [Online]
-
-
-
40
-
-
33847760042
-
-
J. Flinn, K. I. Farkas, and J. Anderson, Power and energy characterization of the ITSY pocket computer Version 1.5, Compaq Western Res. Lab, Palo Alto, CA, Technote 56, Feb. 2000
-
J. Flinn, K. I. Farkas, and J. Anderson, "Power and energy characterization of the ITSY pocket computer (Version 1.5)," Compaq Western Res. Lab., Palo Alto, CA, Technote 56, Feb. 2000.
-
-
-
-
41
-
-
4444358966
-
-
Online, Available
-
K. Clarkson, 2dch.c. [Online]. Available: http://www.math.niu.edu/ rusin/ known-math/96/convhul
-
2dch.c
-
-
Clarkson, K.1
-
43
-
-
33847705861
-
-
Available
-
R. Anderson, BIPM. [Online]. Available: http://www.cs.sunysb.edu/ algorith/implement/bipm/distrib/
-
BIPM. [Online]
-
-
Anderson, R.1
-
45
-
-
0004161838
-
-
2nd ed. New York: Cambridge Univ. Press
-
W. H. Press, S. A. Teukolosky, W. T. Vetterling, and B. P. Flannery, Numerical Recipes in C, 2nd ed. New York: Cambridge Univ. Press, 1992.
-
(1992)
Numerical Recipes in C
-
-
Press, W.H.1
Teukolosky, S.A.2
Vetterling, W.T.3
Flannery, B.P.4
|