A VLSI model of the bat dorsal nucleus of the lateral lemniscus for azimuthal echolocation

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 4217-4220

  Shi, Rock Z ^a   Horiuchi, Timothy K ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADDRESS-EVENT REPRESENTATION; BRAINSTEM; HARDWARE SYSTEM; INTERAURAL LEVEL DIFFERENCES; LONG LASTING; MIDBRAIN; NEUROMORPHIC VLSI; SPATIAL SELECTIVITY; SPIKING NEURAL NETWORKS; STRATEGIC ROLE; TWO LAYERS; VLSI IMPLEMENTATION;

NETWORK LAYERS; NEURAL NETWORKS; UNDERWATER AUDITION;

SONAR;

EID: 33847663566     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465561     Document Type: Conference Paper

References (8)

1. L. Yang and G. D. Pollak, "The roles of GABAergic and glycinergic inhibition on binaural processing in the dorsal nucleus of the lateral lemniscus of the mustache bat," J. Neurophysiol., vol. 71, pp. 1999-2013, 1994.
2. -, "Features of ipsilaterally evoked inhibition in the dorsal nucleus of the lateral lemniscus," Hear. Res, vol. 122, pp. 125-141, 1998.
3. M. C. Reed and J. J. Blum, "Model calculations of steady-state responses to binaural stimuli in the dorsal nucleus of the lateral lemniscus," Hear. Res., vol. 136, pp. 13-28, 1999.
4. J. J. Blum and M. C. Reed, "Model calculations of time dependent responses to binaural stimuli in the dorsal nucleus of the lateral lemniscus," Hear. Res., vol. 149, no. 1-2, pp. 77-90, 2000.
5. T. Horiuchi and K. Hynna, "Spike-based VLSI modeling of the ILD system in the echolocating bat," Neural Networks, vol. 14, pp. 755-762, 2001.
6. R. Z. Shi and T. K. Horiuchi, "A VLSI model of the bat lateral superior olive for azimuthal echolocation," in Proc. ISCAS'04, vol. 4, May 2004, pp. 900-903.
7. J. P. Lazzaro, "Low-power silicon axons, neuons, and synapses," in Silicon Implementations of Pulse Coded Neural Networks, M. E. Zaghloul, J. L. Meador, and R. W. Newcomb, Eds. Norwell, MA: Kluwer Academic Publishers, 1994, pp. 153-164.
8. K. A. Boahen, "Point-to-point connectivity between neuromorphic chips using address-events," IEEE Trans. Circuits Syst. II, vol. 47, no. 5, pp. 416-434, 2000.