-
1
-
-
21644440911
-
"Challenges for the integration of metal gate electrodes"
-
J. K. Schaeffer, C. Capasso, L. R. C. Fonseca, S. Samavedam, D. C. Gilmer, Y. Liang, S. Kalpat, B. Adetutu, H.-H. Tseng, Y. Shiho, A. Demkov, R. Hegde, W. J. Taylor, R. Gregory, J. Jiang, E. Luckowski, M. V. Raymond, K. Moore, D. Triyoso, D. Roan, B. E. White, Jr., and P. J. Tobin, "Challenges for the integration of metal gate electrodes," in IEDM Tech. Dig., 2004, pp. 287-290.
-
(2004)
IEDM Tech. Dig.
, pp. 287-290
-
-
Schaeffer, J.K.1
Capasso, C.2
Fonseca, L.R.C.3
Samavedam, S.4
Gilmer, D.C.5
Liang, Y.6
Kalpat, S.7
Adetutu, B.8
Tseng, H.-H.9
Shiho, Y.10
Demkov, A.11
Hegde, R.12
Taylor, W.J.13
Gregory, R.14
Jiang, J.15
Luckowski, E.16
Raymond, M.V.17
Moore, K.18
Triyoso, D.19
Roan, D.20
White Jr., B.E.21
Tobin, P.J.22
more..
-
2
-
-
21644474313
-
2 stack"
-
2 stack," in IEDM Tech. Dig., 2004, pp. 821-824.
-
(2004)
IEDM Tech. Dig.
, pp. 821-824
-
-
Tseng, H.-H.1
Capasso, C.C.2
Schaeffer, J.K.3
Hebert, E.A.4
Tobin, P.J.5
Gilmer, D.C.6
Triyoso, D.7
Ramón, M.E.8
Kalpat, S.9
Luckowski, E.10
Taylor, W.J.11
Jeon, Y.12
Adetutu, O.13
Hegde, R.I.14
Noble, R.15
Jahanbani, M.16
El Chemali, C.17
White, B.E.18
-
3
-
-
0035717522
-
2) polysilicon: A novel approach to very low-resistive gate (∼2Ω/□) without metal CMP nor etching"
-
2) polysilicon: A novel approach to very low-resistive gate (∼2Ω/□) without metal CMP nor etching," in IEDM Tech. Dig., 2001, pp. 815-828.
-
(2001)
IEDM Tech. Dig.
, pp. 815-828
-
-
Tavel, B.1
Skotnicki, T.2
Pares, G.3
Carrière, N.4
Rivoire, M.5
Leverd, F.6
Julien, C.7
Torres, J.8
Pantel, R.9
-
4
-
-
0036932380
-
"Transistors with dual work function metal gate by single full silicidation (FUSI) of polysilicon gates"
-
W. P. Maszara, Z. Krivokapic, P. King, J. S. Goollgweon, and M. R. Lin, "Transistors with dual work function metal gate by single full silicidation (FUSI) of polysilicon gates," in IEDM Tech. Dig., 2002, pp. 367-370.
-
(2002)
IEDM Tech. Dig.
, pp. 367-370
-
-
Maszara, W.P.1
Krivokapic, Z.2
King, P.3
Goollgweon, J.S.4
Lin, M.R.5
-
5
-
-
21644468211
-
x (N) pMOSFET"
-
x (N) pMOSFET," in IEDM Tech. Dig., 2004, pp. 83-86.
-
(2004)
IEDM Tech. Dig.
, pp. 83-86
-
-
Nabatame, T.1
Kadoshima, M.2
Iwamoto, K.3
Mise, N.4
Migita, S.5
Ohno, M.6
Ota, H.7
Yasuda, N.8
Ogawa, A.9
Tominaga, K.10
Satake, H.11
Toriumi, A.12
-
6
-
-
21644466972
-
"Dual workfunction Ni-silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45 nm-node LSTP and LOP devices"
-
K. Takahashi, K. Manabe, T. Ikarashi, N. Ikarashi, T. Hase, T. Yoshihara, H. Watanabe, T. Tatsumi, and Y Mochizuki, "Dual workfunction Ni-silicide/HfSiON gate stacks by phase-controlled full-silicidation (PC-FUSI) technique for 45 nm-node LSTP and LOP devices," in IEDM Tech. Dig., 2004, pp. 91-94.
-
(2004)
IEDM Tech. Dig.
, pp. 91-94
-
-
Takahashi, K.1
Manabe, K.2
Ikarashi, T.3
Ikarashi, N.4
Hase, T.5
Yoshihara, T.6
Watanabe, H.7
Tatsumi, T.8
Mochizuki, Y.9
-
7
-
-
31644438463
-
xSi gates on HfAlON p-MOSFETs"
-
Feb
-
xSi gates on HfAlON p-MOSFETs," IEEE Electron Device Lett., vol. 27, no. 2, pp. 90-92, Feb. 2006.
-
(2006)
IEEE Electron Device Lett.
, vol.27
, Issue.2
, pp. 90-92
-
-
Wu, C.H.1
Yu, D.S.2
Chin, A.3
Wang, S.J.4
Li, M.-F.5
Zhu, C.6
Hung, B.F.7
McAlister, S.P.8
-
8
-
-
33847643918
-
"Lanthanide and Ir-based dual metalgate/HfAlON CMOS with large work-function difference"
-
D. S. Yu, A. Chin, C. H. Wu, M.-F. Li, C. Zhu, S. J. Wang, W. J. Yoo, B. F. Hung, and S. P. McAlister, "Lanthanide and Ir-based dual metalgate/HfAlON CMOS with large work-function difference," in IEDM Tech. Dig., 2005, pp. 649-652.
-
(2005)
IEDM Tech. Dig.
, pp. 649-652
-
-
Yu, D.S.1
Chin, A.2
Wu, C.H.3
Li, M.-F.4
Zhu, C.5
Wang, S.J.6
Yoo, W.J.7
Hung, B.F.8
McAlister, S.P.9
-
9
-
-
0842266645
-
3/Ge-on-insulator MOSFETs"
-
3/Ge-on-insulator MOSFETs," in IEDM Tech. Dig., 2003, pp. 319-322.
-
(2003)
IEDM Tech. Dig.
, pp. 319-322
-
-
Huang, C.H.1
Yu, D.S.2
Chin, A.3
Chen, W.J.4
Zhu, C.X.5
Li, M.-F.6
Cho, B.J.7
Kwong, D.L.8
-
10
-
-
21644474936
-
"Careful examination on the asymmetric Vfb shift problem for Poly-Si/HfSiON gate stack and its solution by the Hf concentration control in the dielectric near the Poly-Si interface with small EOT expense"
-
M. Koyama, Y. Kamimuta, T. Ino, A. Kaneko, S. Inumiya, K. Eguchi, M. Takayanagi, and A. Nishiyama, "Careful examination on the asymmetric Vfb shift problem for Poly-Si/HfSiON gate stack and its solution by the Hf concentration control in the dielectric near the Poly-Si interface with small EOT expense," in IEDM Tech. Dig., 2004, pp. 499-502.
-
(2004)
IEDM Tech. Dig.
, pp. 499-502
-
-
Koyama, M.1
Kamimuta, Y.2
Ino, T.3
Kaneko, A.4
Inumiya, S.5
Eguchi, K.6
Takayanagi, M.7
Nishiyama, A.8
-
11
-
-
0017556846
-
"The work function of the elements and its periodicity"
-
Nov
-
H. B. Michaelson, "The work function of the elements and its periodicity," J. Appl. Phys., vol. 48, no. 11, pp. 4729-4733, Nov. 1977.
-
(1977)
J. Appl. Phys.
, vol.48
, Issue.11
, pp. 4729-4733
-
-
Michaelson, H.B.1
-
12
-
-
33745134383
-
th and good retention"
-
th and good retention," in VLSI Symp. Tech. Dig., 2005, pp. 210-211.
-
(2005)
VLSI Symp. Tech. Dig.
, pp. 210-211
-
-
Lai, C.H.1
Chin, A.2
Chiang, K.C.3
Yoo, W.J.4
Cheng, C.F.5
McAlister, S.P.6
Chi, C.C.7
Wu, P.8
-
13
-
-
27144453436
-
"Very high-κ and high density TiTaO MIM capacitors for analog and RF applications"
-
K. C. Chiang, A. Chin, C. H. Lai, W. J. Chen, C. F. Cheng, B. F. Hung, and C. C. Liao, "Very high-κ and high density TiTaO MIM capacitors for analog and RF applications," in VLSI Symp. Tech. Dig., 2005, pp. 62-63.
-
(2005)
VLSI Symp. Tech. Dig.
, pp. 62-63
-
-
Chiang, K.C.1
Chin, A.2
Lai, C.H.3
Chen, W.J.4
Cheng, C.F.5
Hung, B.F.6
Liao, C.C.7
-
14
-
-
8644235883
-
3 gate dielectric on Si"
-
Oct
-
3 gate dielectric on Si," J. Electrochem. Soc., vol. 151, no. 10, pp. G693-G696, Oct. 2004.
-
(2004)
J. Electrochem. Soc.
, vol.151
, Issue.10
-
-
Liao, C.C.1
Cheng, C.F.2
Yu, D.S.3
Chin, A.4
-
15
-
-
0041893264
-
"The Cu contamination effect in oxynitride gate dielectrics"
-
Nov
-
Y. H. Lin, F. M. Pan, Y. C. Liao, Y. C. Chen, I. J. Hsieh, and A. Chin, "The Cu contamination effect in oxynitride gate dielectrics," J. Electrochem. Soc., vol. 148, no. 11, pp. G627-G629, Nov. 2001.
-
(2001)
J. Electrochem. Soc.
, vol.148
, Issue.11
-
-
Lin, Y.H.1
Pan, F.M.2
Liao, Y.C.3
Chen, Y.C.4
Hsieh, I.J.5
Chin, A.6
-
16
-
-
33847704506
-
"High performance tantalum carbide metal gate stacks for nMOSFET application"
-
Y. T. Hou, F. Y. Yen, P. F. Hsu, V. S. Chang, P. S. Lim, C. L. Hung, L. G. Yao, J. C. Jiang, H. J. Lin, Y. Jin, S. M. Jang, H. J. Tao, S. C. Chen, and M. S. Liang, "High performance tantalum carbide metal gate stacks for nMOSFET application," in IEDM Tech. Dig., 2005, pp. 35-39.
-
(2005)
IEDM Tech. Dig.
, pp. 35-39
-
-
Hou, Y.T.1
Yen, F.Y.2
Hsu, P.F.3
Chang, V.S.4
Lim, P.S.5
Hung, C.L.6
Yao, L.G.7
Jiang, J.C.8
Lin, H.J.9
Jin, Y.10
Jang, S.M.11
Tao, H.J.12
Chen, S.C.13
Liang, M.S.14
-
17
-
-
0036051616
-
"Advanced CMOS transistors with a novel HfSiON gate dielectric"
-
A. L. P. Rotondaro, M. R. Visokay, J. J. Chambers, A. Shanware, R. Khamankar, H. Bu, R. T. Laaksonen, L. Tsung, M. Douglas, R. Kuan, M. J. Bevan, T. Grider, J. McPherson, and L. Colombo, "Advanced CMOS transistors with a novel HfSiON gate dielectric," in VLSI Symp. Tech. Dig., 2002, pp. 148-149.
-
(2002)
VLSI Symp. Tech. Dig.
, pp. 148-149
-
-
Rotondaro, A.L.P.1
Visokay, M.R.2
Chambers, J.J.3
Shanware, A.4
Khamankar, R.5
Bu, H.6
Laaksonen, R.T.7
Tsung, L.8
Douglas, M.9
Kuan, R.10
Bevan, M.J.11
Grider, T.12
McPherson, J.13
Colombo, L.14
|