A FPGA implementation of an open-source floating-point computation system

2005 International Symposium on System-on-Chip, Proceedings

Volumn 2005, Issue , 2005, Pages 29-32

  Brunelli, Claudio ^a   Garzia, Fabio ^a   Nurmi, Jari ^a   Mucci, Claudio ^b   Campi, Fabio ^b   Rossi, Davide ^b  

^a TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

^b UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; C (PROGRAMMING LANGUAGE); EMBEDDED SYSTEMS; FORMAL LOGIC; MICROPROCESSOR CHIPS; PROGRAM PROCESSORS; SOFTWARE PROTOTYPING;

EMBEDDED PROCESSORS; FLOATING-POINT COMPUTATION; HARDWARE HANDLING; SYSTEM PROTOTYPING;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 33847212134     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/issoc.2005.1595636     Document Type: Conference Paper

References (21)

1. J. Becker, L. Kabulepa, F.M. Renner, M. Glesner, "Simulation and Rapid Prototyping of Flexible Systems-on-a-Chip for Future Mobile Communication Applications", RSP 2000, pp. 160-165.
2. http://www.altera.com
3. http://www.xilinx.com
4. http://www.altera.com/products/ip/processors/nios/nio-index.html
5. http://www.xilinx.com/xlnx/xebiz/designResources/ip_product_details.jsp? key-micro_blaze
6. http://www.altera.com/products/software/products/dsp/dsp-builder.html
7. http://www.xilinx.com/prs_rls/ip/0296sysgenfordsp.htm
8. http://www.xilinx.com/bvdocs/ipcenter/data_sheet/QinetiQ_Quixilica_QxFP. pdf
9. http://www.altera.com/products/ip/dsp/arithmetic/m-dcd_dfpau.html
10. EETimes, ST adds FPGA block to wireless controller, http://www. commsdesign.com/news/ showArticle.jhtml?articleID=159400317
11. Stamatis Vassiliadis, Juri Silc, Stephan Wong, Georgi Gaydadjiev, Koen Bertels, Georgi Kuzmanov and Elena Moscu Panainte "The MOLEN Polymorphic Processor", IEEE transactions on computers, Vol. 53, No. 11, November 2004
12. Cheol-ho Jeong, Woo-chan Park, Tack-don Man, and Shin-dug Kim "cost/performance trade-off in floating point unit design for 3D geometry processor", AP-ASIC 1999, pp. 104-107.
13. Comparing Fixed and Boating-Point DSPs, www.ti.com/ etechsept04fltgptwhpaper
14. S. Leibson, "Lower SoC operating frequencies to cut power dissipation", in Portable Design, Feb.2004.
15. F. Campi, R. Canegallo, and R. Guerrieri, "Ip-reusable 32-bit vliw risc core", in Proc. of the 27th European Solid State Circuits Conference, 2001, pp. 456-459.
16. Claudio Brunelli, Fabio Campi, Juha Kylliäinen, Jan Nurmi, "A Reconfigurable FPU as IP component for SoCs", IEEE, proc. of International Symposium on System-on-Chip, 2004, pp. 103-106.
17. DSP Compiler and Processor Evaluation - DSPstone, http://www.ert.rwth- aachen.de/Projekte/Tools/DSPSTONE/dspstone.html
18. http://www.arm.com/products/solutions/AMBAHomePage.html
19. http://gcc.gnu.org
20. C. Lee, M. Potkonjak, W.H. Mangione-Smith MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems, 30th Annual International Symposium on Microarchitecture (Micro '97), December 1997.
21. ANSI/IEEE Std 745-1985, Standard for Binary Floating-Point Arithmetic. http://www.ieee.org