Multiply-add fused float point unit with on-fly denormalized number processing

Midwest Symposium on Circuits and Systems

Volumn 2005, Issue , 2005, Pages 1466-1468

  Hu, He ^a   Zheng, Li ^a   Yihe, Sun ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; DATA HANDLING; DATA PROCESSING; EMBEDDED SYSTEMS; LARGE SCALE SYSTEMS; MATHEMATICAL OPERATORS;

DENORMALIZED NUMBERS; FLOAT POINT UNITS; MULTIPLY ADD FUSED (MAF); NUMBER PROCESSING;

NUMBER THEORY;

EID: 33847115789     PISSN: 15483746     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MWSCAS.2005.1594389     Document Type: Conference Paper

References (8)

1. G. Gerwig, H. Wetter, E. M. Schwarz, J. Haess, C. A. Krygowski, B. M. Fleischer, M. Kroener, 'The IBM eServer z990 floating point unit', IBM J. RES. & DEV. VOL. 48 NO. 3/4 MAY/JULY 2004
2. H. Sharangpani and K. Arora: 'Itanium Processor Microarchitecture', IEEE Micro, vol. 20, no. 5, pp. 24-43, Sept./Oct. 2000.
3. Tomas Lang, Javier D. Bruguera, 'Floating-point multiply-add-fused with reduced latency', IEEE Transactions on Computers, v 53, n 8, August, 2004, p 988-1003
4. Eric M. Schwarz, Martin Schmookler, Son Dao Trong, 'Hardware implementations of denormalized numbers', Proceedings Symposium on Computer Arithmetic, 2003, p 70-78
5. "IEEE Standard for Binary Floating-Point Arithmetic," ANSI/IEEE Standard 754-1985, The Institute of Electrical and Electronics Engineers, Inc., New York, August 1985.
6. M.S. Schmookler and K.J. Nowka, 'Leading Zero Anticipation and Detection - A Comparison of Methods', Proceedings IEEE 15th Symposium on Computer Arithmetic, pp. 7-12, 2001.
7. Q, Nhon T., T. Naofumi, F. Michael J., "Systematic IEEE Rounding Method for High-Speed Floating-Point Multipliers", IEEE Transactions on VLSI Systems, v 12, n 5, May, 2004, p 511-521
8. B. Neil, the "Flagged prefix adder" for dual additions, Proceedings of SPIE - The International Society for Optical Engineering, v 3461, 1998, p567-575