Making a case for a green500 list

20th International Parallel and Distributed Processing Symposium, IPDPS 2006

Volumn 2006, Issue , 2006, Pages

  Sharma, Sushant ^a   Hsu, Chung Hsing ^a   Feng, Wu Chun ^b  

^a LOS ALAMOS NATIONAL LABORATORY   (United States)

^b VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COST EFFECTIVENESS; ENERGY EFFICIENCY; ENERGY UTILIZATION; POWER CONTROL; RESPONSE TIME (COMPUTER SYSTEMS);

FLOATING-POINT OPERATIONS; HIGH-PERFORMANCE COMPUTING (HPC); PERFORMANCE METRICS; TOTAL COST OF OWNERSHIP (TCO);

SUPERCOMPUTERS;

EID: 33847103243     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2006.1639600     Document Type: Conference Paper

References (17)

1. D. Brooks and M. Martonosi. Dynamically exploiting narrow width operands to improve processor power and performance. In HPCA-5, Jan. 1999.
2. W. Feng. The importance of being low power in high-performance computing. Cyberinfrastructure Technology Watch (CTWatch), (3), August 2005.
3. W. Feng, M. Warren, and E. Weigle. The bladed beowulf: A cost-effective alternative to traditional beowulfs. In Proceedings of IEEE Cluster, Sept. 2002.
4. X. Feng, R. Ge, and K. Cameron. Power and energy profiling of scientific applications on distributed sys terns. In International Parallel and Distributed Processing Symposium (IPDPS), Apr. 2005.
5. V. Freeh, D. Lowenthal, F. Pan, and N. Kappiah. Using multiple energy gears in MPI programs on a power-scalable cluster. In Principles and Practices of Parallel Programming (PPoPP), June 2005.
6. V. Freeh, D. Lowenthal, R. Springer, F. Pan, and N. Kappiah. Exploring the energy-time tradeoff in MPI programs on a power-scalable cluster. In International Parallel and Distributed Processing Symposium (IPDPS), Apr. 2005.
7. R. Ge, X. Feng, and K. Cameron. Improvement of power-performance efficiency for high-end computing. In The First Workshop on High-Performance, Power-Aware Computing (HP-PAC), Apr. 2005.
8. R. Gonzalez and M. Horowitz. Energy dissipation in general purpose microprocessors. IEEE Journal of Solid-State Circuits, 31(9):1277-1284, Sept. 1996.
9. C. Hsu and W. Feng. A power-aware run-time system for high-perfromance computing. In Supercomputing Conference 2005 (SC05), Nov. 2005.
10. C. Hsu, W. Feng, and J. Archuleta. Towards efficient supercomputing: Choosing the right efficiency metric. In The First Workshop on High-Performance, Power-Aware Computing (HP-PAC), Apr. 2005.
11. T. Krazit. Intel shelves plans for 4-GHz P4. http://www.pcworld.com/news/ article/0,aid,118165,00.asp, October 2004.
12. A. Martin. Towards an energy complexity of computation. Information Processing Letters, 77:181-187, Feb. 2001.
13. 2: a metric for time and energy efficiency of computation. Kluwer Academic Publishers, 2002.
14. D. Reed. High-end computing: The challenge of scale. Director's Colloquium, Los Alamos National Laboratory, May 2004.
15. M. Seager. What are the future trends in high-performance interconnects for parallel computers? In IEEE Symposium on High-Performance Interconnects (HotI), Aug. 2004.
16. A. Vance. DEC veterans prepare chip challenge for Intel, Amd, Ibm and Sun. http://www.theregister.co.uk/2005/10/24/pasemi_power/, October 2005.
17. M. Warren, E. Weigle, and W. Feng. High-density computing: A 240-node beowulf in one cubic meter. In Proceedings of SC2002, Nov. 2002.