A novel four-level voltage source inverter - Influence of switching strategies on the distribution of power losses

IEEE Transactions on Power Electronics

Volumn 22, Issue 1, 2007, Pages 149-159

  Perantzakis, George S ^a   Xepapas, Fotis H ^a   Manias, Stefanos N ^a  

^a NATIONAL TECHNICAL UNIVERSITY OF ATHENS   (Greece)

Author keywords

DC Link capacitor voltage balance; Multilevel voltage source inverter (VSI); Semiconductor device power losses; Sinusoidal pulsewidth modulation (SPWM)

Indexed keywords

CAPACITORS; COMPUTER SIMULATION; ELECTRIC LOSSES; ELECTRIC POTENTIAL; SEMICONDUCTOR SWITCHES; TOPOLOGY;

CAPACITOR VOLTAGE BALANCE; INVERTER TOPOLOGY; MULTILEVEL VOLTAGE SOURCE INVERTER; SEMICONDUCTOR DEVICE POWER LOSSES; SINUSOIDAL PULSEWIDTH MODULATION (SPWM);

ELECTRIC INVERTERS;

EID: 33846932084     PISSN: 08858993     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPEL.2006.886627     Document Type: Article

References (16)

1. J. Rodrigues, J. S. Lai, and F. Z. Peng, "Multilevel inverters: A survey of topologies, controls and applications," IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724-738, Aug. 2002.
2. L. M. Tolbert and T. G. Habetler, "Novel multilevel inverter carrier-based PWM method," IEEE Trans. Ind. Appl., vol. 35, no. 5, pp. 1098-1107, Sep./Oct. 1999.
3. J. S. Lai and F. Z. Peng, "Multilevel converters-a new breed of power converters," IEEE Trans. Ind. Appl., vol. 32, no. 3, pp. 509-517, May/Jun. 1996.
4. G. S. Perantzakis, F. H. Xepapas, and S. N. Manias, "A new four-level PWM inverter topology for high power applications-effect of switching strategies on losses distribution," in Proc. PESC'04, Aachen, Germany, 2004, pp. 4398-4404.
5. G. Carrara, S. Gardella, M. Marchesoni, R. Salutari, and G. Sciutto, "A new multilevel PWM method: A theoretical analysis," IEEE Trans. Power Electron., vol. 7, no. 3, pp. 497-505, Jul. 1992.
6. C. Rech, H. Pinheiro, H. A. Grundling, H. L. Hey, and J. R. Pinheiro, "Analysis and comparison of hybrid multilevel voltage source inverters," in Proc. IEEE PESC'02, 2002, pp. 491-496.
7. M. D. Manjrekar, P. K. Steimer, and T. A. Lipo, "Hybrid multilevel power conversion system: A competitive solution for high-power applications," IEEE Trans. Ind. Appl., vol. 36, no. 3, pp. 834-841, May/Jun. 2000.
8. Y. Wang, H. Li, X. Shi, and B. Xu, "A novel carrier-based PWM strategy for hybrid multilevel inverters," in Proc. 35th Annu. IEEE Power Electron. Spec. Conf., Aachen, Germany, 2004, pp. 4233-4237.
9. W. J. Dixon and F. J. Massey, Introduction to Statistical Analysis. New York: McGraw-Hill, 1983.
10. T. J. Kim, D. W. Kang, Y. H. Lee, and D. S. Hyun, "The analysis of conduction and switching losses in multilevel inverter systems," in Proc. PESC'01 Conf., 2001, vol. 3, pp. 1363-1368.
11. F. Casanellas, "Losses in PWM inverters using IGBTs," Proc. Inst. Elect. Eng., vol. 144, no. 5, pp. 235-239, Sep. 1994.
12. L. K. Mestha and P. D. Evans, "Analysis of on-state losses in PWM inverters," Proc. Inst. Elect. Eng. B, vol. 136, no. 4, pp. 189-195, Jul. 1989.
13. J. W. Kolar, H. Ertl, and F. C. Zach, "Influence of the modulation method on the conduction and switching losses of a PWM converter system," IEEE Trans. Ind. Appl., vol. 27, no. 6, pp. 1057-1063, Nov./Dec. 1991.
14. A. M. Hava, R. J. Kerkman, and T. A. Lipo, "Simple analytical and graphical methods for carrier-based PWM-VSI drives," IEEE Trans. Power Electron., vol. 14, no. 1, pp. 49-61, Jan. 1999.
15. F. Z. Peng, "A generalized multilevel inverter topology with self voltage balancing," IEEE Trans. Ind. Appl., vol. 37, no. 2, pp. 611-618, Mar./Apr. 2001.
16. A. Chen and X. He, "A hybrid clamped multilevel inverter topology with neutral point voltage balancing ability," in Proc. PESC'04 Conf., Aachen, Germany, 2004, pp. 3952-3956.