Deeply pipelined DSP solution to deblocking filter for H.264/AVC

IEEE Transactions on Consumer Electronics

Volumn 52, Issue 4, 2006, Pages 1267-1274

  Yang, Zhigang ^a   Gao, Wen ^b   Liu, Yan ^a   Zhao, Debin ^a  

^a HARBIN INSTITUTE OF TECHNOLOGY   (China)

^b INSTITUTE OF GEOLOGY AND GEOPHYSICS   (China)

Author keywords

Deblocking filter; DSP; H.264 AVC; Memory organization; Software pipeline

Indexed keywords

ADAPTIVE FILTERING; PIPELINE PROCESSING SYSTEMS; REAL TIME SYSTEMS; VIDEO SIGNAL PROCESSING;

DEBLOCKING FILTER; MEMORY ORGANIZATION; SOFTWARE PIPELINE;

DIGITAL SIGNAL PROCESSING;

EID: 33846907425     PISSN: 00983063     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCE.2006.273144     Document Type: Article

References (13)

1. "Draft ITU-T recommendation and final draft international standard of joint video specification (ITU-T Rec. H.264/ISO/IEC 14 496-10 AVC," in Joint Video Team (JVT) of ISO/IEC MPEG and ITU-T VCEG, JVTG050, 2003.
2. S. D. Kim, J. Yi, H. M. Kim, and J. B. Ra, "A deblocking filter with two separate modes in block-based video coding", IEEE Trans. Circuits Syst. Video Technol., vol. 9, pp. 156-160, Feb. 1999.
3. Y.-L. Lee and H. W. Park, "Loop filtering and post-filtering for low-bitrates moving picture coding", Signal Processing: Image Commun., vol 16, pp. 871-890, 2001.
4. Peter List, Anthony Joch, Jani Lainema, Gisle Bjøntegaard, and Marta Karczewicz, "Adaptive deblocking filter", IEEE Trans. Circuits Syst. Video Technol., vol. 13, No. 7, pp. 614-619, July 2003.
5. Michael Horowitz, Anthony Joch, Faouzi Kossentini, and Antti Hallapuro, "H.264/AVC Baseline Profile Decoder Complexity Analysis", IEEE Trans. Circuits Syst. Video Technol., vol. 13, No. 7, pp. 704-716, July 2003.
6. Miao Sima, Yuanhua Zhou, Wei Zhang, "An efficient architecture for adaptive deblocking filter of H.264/AVC video coding", IEEE Trans. Consumer Electron., vol.50, No. 1, pp. 292-296, Feb. 2004.
7. Bin Sheng, Wen Gao, and Di Wu, "An implemented architecture of deblocking filter for H.264/AVC", in Proc. IEEE Int. Conf. Image Processing, vol. 1, pp. 665-668, Oct. 2004.
8. Sung-Wen Wang, Ya-Ting Yang, Chia-Ying Li, Yi-Shin Tung, and JaLing Wu, "The optimization of H.264/AVC baseline decoder on lowcost TriMedia DSP processor", in Proc. SPIE Conf. Applications of Digital Image Processing, vol. 5558, pp. 524-535, Aug. 2004.
9. TMS320DM642 Video/Imaging Fixed-Point Digital Signal Processor Data Manual, SPRS200G, Aug. 2004, http://www.ti.com
10. TMS320C6000 CPU and Instruction Set Reference Guide, SPRU189E, Jan. 2000, http://www.ti.com
11. TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide, SPRU732A, Jun. 2005, http://www.ti.com
12. TMS320C64x DSP Two-Level Internal Memory Reference Guide, SPRU610B, Aug. 2004, http://www.ti.com
13. TMS320C6000 DSP Cache User's Guide, SPRU656A, May 2003, http://www.ti.com