|
Volumn , Issue , 2003, Pages 238-243
|
HW/SW partitioned optimization and VLSI-FPGA implementation of the MPEG-2 video decoder
|
Author keywords
[No Author keywords available]
|
Indexed keywords
FLEXTRONICS;
FPGA DEVICES;
MPEG-2 VIDEO;
PARTITIONED SYSTEMS;
RISC PROCESSORS;
VERILOG;
VIDEO DECODERS;
EXHIBITIONS;
MOTION PICTURE EXPERTS GROUP STANDARDS;
REDUCED INSTRUCTION SET COMPUTING;
OPTIMIZATION;
|
EID: 33846896417
PISSN: 15301591
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/DATE.2003.1253835 Document Type: Conference Paper |
Times cited : (7)
|
References (10)
|